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PANDAMicro Vertex Detector
by Valentino DI PIETRO
Das PANDA-Experiment ist eines der Hauptexperimente an der ge-
planten Beschleunigeranlage FAIR (Facility for Antiproton and Ion Research),
welche in Darmstadt errichtet wird. Mit demExperiment soll die Erforschung
der starkenWechselwirkung derHadronenphysikmittels Antiproton-Proton
Vernichtungsreaktionen ermöglicht werden. Der Antiprotonenstrahl mit
Impulsen zwischen 1.5GeV/c to 15GeV/c erlaubt das Studium eines bre-
iten Physikprogramms, inklusive Untersuchung vonHyperon, Open-Charm
und exotischen hadronischen Kanälen.
DerMikrovertex-Detektor (MVD) ist die dem Interaktionspunkt am näch-
sten gelegene Detektoreinheit des Experimentes. Er basiert auf Siliziumsen-
soren in Pixel und Streifengeometrien, die die Erkennung und Vermessung
von primären und sekundären Spurvertizes ermöglichen.
Diese Arbeit beschreibt die grundlegenden Eigenschaften des PANDAStrip
ASIC (PASTA), eines vollumfänglich für die Auslese der doppelseitigen
PANDA-Streifensensoren entwickelten Chips. Die Architektur von PASTA
wurde, im Sinne der Anforderungen an das Experiment, speziell für hohe
Zeitauflösung und Ladungsmessung durch einen Zeit-Digitalen Ansatz en-
twickelt. Ein Zeit-Digitalwandler (TDC), ausgelegt auf eine Zeitbinbreite
von 50 ps, erfasst den Time-over-Threshold (ToT) des Sensorsignals nach
Verstärkung durch einen dediziert für die Anwendung entwickelten Front-
End-Verstärker. Insbesondere ist in der Arbeit die theoretische Vorarbeit
und das Design des Chips dokumentiert, welche zu der finalen Implemen-
tierung führten sowie das Verhalten der Front-End-Stufe, welche mit pro-
fessionellen Simulationstools charakterisiert wurde.
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by Valentino DI PIETRO
The PANDAexperiment is one of the main scientific pillars of the fu-
ture Facility for Antiproton and Ion Research, currently under construc-
tion in Darmstadt, Germany. It will investigate hadron physics measur-
ing antipron-proton annihilation reactions. The antiproton beam with mo-
menta between 1.5GeV/c to 15GeV/c, will allow to explore a broad physics
program including hyperon, open-charm and exotic hadronic states.
The Micro Vertex Detector (MVD) is the innermost sub-detector of the
tracking system of the PANDAexperiment. It is based on silicon sensors
with pixel and micro strip segmentation and its main task is the precise
spatial identification and measurement of primary and secondary decay
vertices.
This thesis describes the key features of the PANDAStrip ASIC (PASTA),
a full-custom chip developed to read out the double-sided micro strip sen-
sors of the MVD. PASTA aims at highly resolved time-stamping and charge
information gathering through a time-digital approach. A Time to Digital
Converter (TDC), allowing a time bin width down to 50 ps, measures the
Time over Threshold (ToT) of the sensor signals processed by a application
specific, newly developed front-end amplifier. In particular, this thesis re-
ports the theoretical studies yielding to the final implementation showing
the performance of the front-end stage evaluated with professional simula-
tion tools.
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1Chapter 1
The PANDAExperiment
1.1 The FAIR Facility
The Facility for Antiproton and Ion Research (FAIR) is a new international
accelerator facility under construction aiming at research with antiprotons
and ions. It will be based upon an expansion of the GSI Helmholtz Centre
for Heavy Ion Research situated in Darmstadt, Germany (see figure 1.1).
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Figure 1.1: The future FAIR facility.Annotations for planned experiments are
shown in bold characters together with highlights on the old (blue) and new
(red) parts.
The core of this newmulti-purpose accelerator facilitywill be the SIS100,
a superconductive synchrotron ring with a circumference of 1100m associ-
ated with a complex system of cooler and storage rings and experimental
setups. Here, the proton beam coming from an upgraded version of the
already existing SIS18 will be further accelerated up to an energy of 4GeV
and bunched in groups of about 2⇥ 1013 protons impinging on the antipro-
ton production target. The generated antiproton beam will be then cooled
down and injected in the Collector Ring (CR) before going through theHigh
Energy Storage Ring (HESR) where the PANDA (Antiproton Annihilation
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at Darmstadt) experiment will be located. The antiproton beam delivered to
the experiment will have momenta in the range 1.5–15GeV/c and a max-
imum luminosity of 2⇥ 1032 cm 2 s 1. Together with PANDA, there are
three more scientific pillars [1]: APPA (Atomic, Plasma Physics and Ap-
plications), CBM (Compressed Baryonic Matter), and NUSTAR (Nuclear
Structure, Astrophysics and Reactions).
1.2 Physics of PANDA
PANDA is a fixed target experiment using high resolution antiproton beams.
Itsmain goal is to investigate low energyQuantumChromodynamics (QCD)
where perturbation calculations cannot be applied. The momentum range
of 1.5–15GeV/c is chosen to produce states in the overlap of perturbative
and non-perturbative regimes at the intermediate energies of the beams
(
p
s = 2.25–5.47GeV). The PANDAphysics program foresees four main
pillars:
• hadron spectroscopy
• hadrons in nuclei
• nucleon structure
• hypernuclear physics
An overview of the potential physics program that PANDAaims at in-
vestigating is presented in figure 1.2.
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Figure 1.2: The physics spectrum available to HESR and within the blue dashed
lines to PANDA. The antiproton beam momentum is given on the top axis, the
according center of mass energies on the bottom axis. Image from [2].
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1.2.1 Hadron Spectroscopy
1.2.1.1 Charmonium Spectroscopy
In particle physics, the term quarkonium indicates a flavourless meson
composed by a quark and its own antiquark. Thus, the term charmonium
refers to a bound system of charm quark-antiquark. Despite the first ex-
cited charmonium (J/ ) was detected in 1974 by two independent exper-
iments at Stanford Linear Accelerator Center (SLAC) [3] and Brookhaven
National Laboratory (BNL) [4], several open questions still need an answer
and PANDAwill try to succeed in this task. The charmonium spectrum
is surprisingly similar to the one of the positronium (a e+e  bound state),
thus the idea of describing the role of the charmonium in the strong inter-
action in the same way of the positronium in the electroweak theory was
explored. However, this rough approximation cannot explain the charmo-
nium spectrum (see figure 1.3) which has grown during the years by high-
energy physics experiments.
Many states in disagreement with theoretical predictions have been ob-
served and vice versa [5]. The majority of well established states lie be-
low the DD threshold (also known as open charm threshold with a value
of 3.73GeV) [6]. Above the open charm threshold the opposite situation is
true, many resonances have been recently found at the B-factories [7] whose
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Figure 1.4: Possible explanations of hadronic states not predicted by the com-
mon quark models of mesons and baryons. The first two use more than three
quarks while the last includes gluonic excitations. Images from [2].
explanation is not univocal. A good example of this is the X(3872) first mea-
sured by Belle [8] and confirmed by other experiments [9-11] which doesn’t
fit any theoretical prediction. Such an exotic behaviour in terms of quan-
tum numbers assignment, charge or decay modes, can be observed in other
particles labelled as X, Y, or Z indicating that the model is still to be under-
stood. Several interpretations have been considered (see figure 1.4):
• tetraquark: meson composed of four valence quarks
• quark molecule: two charged mesons weakly bound by the exchange
of a gluon or of a pion
• hybrid meson: states carrying gluonic degrees of freedom
A strong candidate for the tetraquark interpretation is the Xc(3900) as
recently observed by BESIII [12] and Belle [13], while the above mentioned
X(3872) could be explained through a molecular or tetraquark model.
1.2.1.2 Charmed and Strange Baryons Spectroscopy
Besides meson spectroscopy, the understanding of the excited spectrum of
baryon is an important goal of PANDA. In fact, thanks to its tracking detec-
tors and particle identification, the experiment aims at giving a strong con-
tribution to the spectroscopy of charmed and strange baryons. In HESR’s
high luminosity mode, the high production rates of final state baryons is
facilitate by the pp annihilation allowing a direct production of hyperon
pairs avoiding the intermediate step of creating D or K mesons. Moreover,
the decays of pp into ⌦⌦, ⇤c⇤c or ⌃c⌃c could be measured for the first
time allowing the understanding of their formation cross section [14]. Be-
cause of baryons short lifetimes, the reconstruction of their decay patterns
is mandatory to detect them. Therefore, an important requirement for such
a spectroscopy is a tracking system able to identify displaced secondary
vertices.
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1.2.2 Hadrons in Nuclei
The properties of hadrons in nuclear matter are affected by the surround-
ing interactions. When hadrons are produced in a medium, a modification
of the chiral symmetry breaking pattern of QCD due to finite density pro-
duces two main effects: a mass shift and a splitting of meson-antimeson
masses (see figure 1.5) [15,16]. This phenomenon has been widely investi-
gated by many experiments exploiting different kind of colliding particles,
but PANDAwill be the first to use pp annihilations allowing the study of
this topic also for charmed hadrons through a low momenta nuclear envi-
ronment where these effects are more relevant.
Figure 1.5: Visualization of mass splittings for charge-conjunctive mesons in
a nuclear environment compared to their vacuum masses. The splitting of D
mesons is not yet measured and based on predictions. Image from [17].
Particularly interesting is the case of the D mesons for which the aver-
age mass shift of DD is expected to be 50MeV/c2 [18] up to 100MeV/c2
depending on the used model. The reason why D mesons are a main sub-
ject of study is their large constituent mass difference, but this is also source
of hard experimental condition to achieve and thus the measurements fore-
seen by PANDAwill require further theoretical studies and a better under-
standing of the experimental capabilities of the detector.
1.2.3 Nucleon structure
Themomentumdistribution of quarkswithin a nucleon can be studiedwith
Drell-Yan processes where the annihilation of a quark pair creates a lepton
pair. The angular distributions of the final leptons then provide access to
the initial quark momentum states.
The electromagnetic form factor of the nucleon has been widely inves-
tigated for space-like momentum transfers, but the pp annihilation will
allow to explore the form factor in the time-like region. The electric GE
andmagneticGM form factors are accessible by electron positron formation
(pp ! e+e ) and provide insight into both the non-perturbative and regu-
lar QCD regime. Especially for high energy transfersQ2, is common the as-
sumption |GE| = |GM|. PANDAwill operate with Q2 up to 20GeV2 (which
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is 5GeV2 more than the Fermilab experiments E760 and E835 [19,20]) and
will also be able to measure a difference up to around 9GeV between the
two form factors.
Finally, the General Parton Distributions (GPDs), used to deal with hard
exclusive lepton scattering, can be studied through the reactions pp !   
and pp ! ⇡0  [21,22].
1.2.4 Hypernuclei
Nuclei where a nucleon is replaced with an hyperon (i.e., a baryon con-
taining one or more strange quarks) are called hypernuclei. The additional
quantum number in such a system increases its degree of freedom, allowing
the hyperons to occupy energy states unavailable for protons and neutrons
because of the Pauli’s principle. For this reason, they can be effectively
used to probe the nuclear structure and its modification caused by the pres-
ence of hyperons. Therefore, the hypernuclear physics represents a major
topic interesting the fields of nuclear, particle, many-body, and astrophysics
[23,24].
The existence of hypernuclei is known since the 1950s [25,26] and only
six double-⇤ hypernuclei have been detected [17]. In PANDA, hypernu-
clei will be studied using reactions p + p ! ⌅+⌅  and p + n ! ⌅ ⌅0
and a dedicated experimental setup [27,28]. Double-⇤ hypernuclei will be
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Figure 1.7: The different beam lines of FAIR’s accelerator and storage ring com-
plex. Up to four beam lines can be operated in parallel with the orange being
the most relevant for PANDA. Image from [2].
produced via intermediate ⌅ production getting decelerated in a secondary
target (see figure 1.6). The  -rays from the de-excitation of the hypernuclei
will be detected by an array of high purity germanium detectors.
1.3 The PANDADetector
The PANDAdetector systems are designed to detect awide range of charged
and neutral particles to reconstruct their trajectories and energies over the
almost full solid angle. In the high-luminosity mode of HESR 2⇥ 107 pp
annihilations per second happen on average, thus a very high particle rate
capability is required alongside a fine vertex and momentum resolution.
The vast physics program of PANDAdoes not involve simple event topolo-
gies that can be used to trigger the readout, but rather demands a non stop
analysis of the data stream and thus a triggerless readout.
To fulfil the above mentioned requirements, the PANDAdetector fore-
sees two sub-detector systems:
• the Target Spectrometer, oriented around the interaction region in a
cylindrical shape covering polar angles greater than 22°;
• the Forward Spectrometer, aiming at reconstructing high-energy, forward-
boosted particles at reduced polar angles below 10°.
In the following subsections, a deeper look on the antiproton beam de-
livered to the PANDAdetector by the FAIR accelerator facility is essential.
Following, an overview on the target system and the main building blocks
of the two sub-detectors above mentioned is given, with particular focus on
the Micro Vertex Detector.
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1.3.1 The antiproton beam
To satisfy the variety of requirements needed by all the experiments at the
FAIR facility, a complex of accelerators and storage-cooler rings is foreseen
to supply the four research pillars mentioned in section 1.1. Among the
many parallel beam lines available, the most relevant for PANDAare the
antiproton paths (orange lines in figure 1.7).
The first step of the accelerator complex are two linear accelerators.
Alongside the already existing UNILAC, an optimized injection stage will
be included for protons, i.e. the Proton Linear Accelerator (p-LINAC). After
that, the particles are injected into SIS18 to boost the particles and prepare
them for the further acceleration provided by the SIS100 up to the final en-
ergy of antiproton production of 29GeV. The final structure for the antipro-
ton beam is the HESR, a racetrack shaped ring composed of two straight
sections 155m long and two 180° arcs for a total circumference of 575m (see
figure 1.8).
Figure 1.8: Schematic view of the HESR storage ring for antiproton beams with
different magnets, acceleration, and cooling components color coded. Image
from [2].
The PANDAexperiment, acceleration cavities, and cooling equipment
are located on the two straight sections of 132m each. Two different cooling
systems are available: a stochastic cooler with four kickers and the corre-
sponding pickups on the opposite sides of the two straight sections [29]; for
antiproton energies up to 8GeV, an 4.5MeV electron cooler is applicable as
well, preceded at the beginning by a smaller version with 2MeV electrons
[30,31].
The accelerator foresees two different mode of operation [32]:
• High precision mode, to achieve a minimal momentum spread of
 p/p = 4⇥ 10 5 with a maximum luminosity of 2⇥ 1031 cm 2 s 1
with 8.9GeV/c antiprotons.
• High luminositymode, to have amaximum luminosityL = 2⇥ 1032 cm 2 s 1
with 15GeV/c antiprotons at the cost of a larger momentum spread
of  p/p = 10 4.
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Figure 1.9: An illustration of the cluster-jet target’s nozzle. The gas enters from
the left through a narrow gap (O (10µm)) and gets expanded subsequently.
Numbers are in mm. Image from [2].
1.3.2 The Target Systems
Two different target systems have been envisaged to provide collision part-
ners for the antiproton beam: the cluster-jet target and the pellet target [33].
The most significant requirement demanded by the desired high luminos-
ity, alongside a low contamination of the beam pipe’s vacuum, involve a
minimum effective target density of 4⇥ 1015 hydrogen atoms/cm2; thus,
both systems are being developed to meet this requirement. An overview
of their parameters is given in table 1.1.
Table 1.1: Key parameters of the two target systems for PANDA [33].
Cluster-Jet Target Pellet Target
Effective Target Thickness 1⇥ 1015 atoms/cm2 5⇥ 1015 atoms/cm2
Volume Density Distribution homogeneous granular
Size Transversal to p Beam 2–3mm < 3mm
Size Longitudinal to p Beam 15mm < 3mm
Target Particle Size O (nm) 20µm
Mean Vertical Particle Distance < 10µm 2–20µm
Target Material H2, D2 H2, D2, N2, Ar
(heavier gases optional) (heavier gases optional)
1.3.2.1 Cluster-Jet Target
Theworking principle of cluster-jet targets is to send pre-cooled gas through
a laval-type nozzle (see Figure 1.9). The gas condensate immediately form-
ing a narrow jet of clusters, each with an average of 103–106 hydrogen
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Figure 1.10: A schematic description of the pellet target’s working principle.
Image from [2].
molecules with sizes ofO (nm). The excess gas is extracted by turbomolecu-
lar vacuum pumps tominimize contamination in the antiproton beam pipe.
In the directions perpendicular to the beam axis, a good focussing of the
antiproton beam allows to define the interaction region very precisely. On
the other hand, along the beam direction the uncertainty is considerably
higher (O (mm)). The main advantage of the cluster-jet is that it provides
a very homogeneous and continuous target density that can be varied dur-
ing operation according to the necessities. Unlike other cluster-jet targets,
PANDA’s target will operate with incoming material at temperatures of 25–
35K and pressures up to 25 bar, resulting in hydrogen fluid. A prototype
with the actual PANDAsize was built being able to achieve an effective tar-
get density of 1.5⇥ 1015 hydrogen atoms/cm2 [34].
1.3.2.2 Pellet Target
This kind of target features frozen pellets for high effective target areal den-
sities to achieve the high luminosity. The working principle of this tech-
nique is shown in figure 1.10). A cryogenic liquid is injected through a
thin nozzle into a gas of the same element close to its triple-point and a
piezoelectric transducer, applied on the nozzle, breaks the jet into a series
of droplets. The drops pass through a thin capillary into vacuum decreas-
ing their temperature until they freezes into pellets of 25–40µm diameter
because of surface evaporation. With such a technique, the effective areal
density achieved is up to 5 times greater with respect to the cluster-jet ap-
proach. Besides, the spatial resolution can be further improved by means
of reconstructing the position of individual pellets with an optical tracking
system. The size of the pellets plays also an important role on the ratio be-
tween the average and the peak luminosity since the latter must be kept be-
low 1033 cm 2 s 1 to avoid pile-up in the detectors. The design of PANDA’s
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Figure 1.11: Side view of the Target Spectrometer. Image from [36].
pellet target is based on the one currently used at the WASA-at-COSY ex-
periment [35].
1.3.3 The Target Spectrometer
The Target Spectrometer of PANDA is built by several detector concentri-
cally placed around the interaction region (see figure 1.21). As mentioned
in the introduction of this section, it covers polar angles greater than 22°
up to 170° in the backward region and 5°–10° in the forward direction. The
beam and target pipes are made by beryllium with a diameter of 20mm
and a wall thickness of 200µm and the whole spectrometer is merged into
a 2T field generated by a superconducting solenoid magnet. The detectors
building the Target Spectrometer can be divided into six main blocks that
will be described in the following subsections.
1.3.3.1 The Tracking Systems
The tracking system of the Target Spectrometer consists of three detectors:
• the Micro Vertex Detector (MVD) surrounding the interaction region;
• the Straw Tube Tracker (STT) enveloping the previous detector;
• the Gas Electron Multiplier (GEM) consisting in three disks in the for-
ward direction.
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Figure 1.12: A CAD drawing of the
STT showing the structure. TheMVD
is located within the hole in the cen-
ter. Image from [2].
Figure 1.13: A cross section of the
straw layers in the x-y projection.
Green are parallel to the beam axis,
red and blue are skewed by ±2.9°.
Image from [2].
Micro Vertex Detector
The Micro Vertex Detector is the innermost detector designed to provide
tracking information with hit points as close as possible to the interaction
region, thus its closest sensors are just 2.5 cm away from the interaction
point [37]. The MVD is optimized to measure primary and secondary ver-
tices of charged particles and to contribute to themomentum reconstruction
by providing spatial information from their trajectories. The purpose of this
thesis is to describe the development work done for the readout electronics
of this detector, thus section 1.4 will describe the MVD in more detail.
Straw Tube Tracker
Surrounding the MVD there is the Straw Tube Tracker which is PANDA’s
main tracking detector for charged particles in the Target Spectrometer. It
consists of 4636 drift chambers in the shape of long narrow tubes, called
straws [38], in a cylindrical arrangement in up to 27 layers (see figure 1.12).
Each straw has a diameter of 10mm and a length of 150 cm. The wall of
the straw is made of 27µm thick aluminized Mylar foil acting as the cath-
ode, while a single 20µm thick gold plated tungsten wire along the axis of
the straw represents the anode. The straws are filled with an Ar/CO2 (90:10
mixture) gas held at an overpressure of 1 barmaking them self supporting.
Between the anode and the cathode, an electric field of a few kV ensures a
drift of the produced charges with a maximum drift time of 200 ns, provid-
ing a resolution in the x and y planes better than 150µm. A z-resolution in
the order of 3mm is achieved by a peculiar arrangement of the straws (see
figure 1.13) foreseeing 8 layers skewed by an angle of ±2.9° with respect to
the other 19 having a parallel orientation to the z axis. The light construc-
tion of such a self-sustaining detector leads to a lowmaterial budget of only
X/X0 = 1.2% radiation length in radial direction.
Gas Electron Multiplier
Composed by three disc stations placed 1.1m, 1.4m, and 1.9m downstream
from the interaction point, the GEM detector will measure forward directed
particles in an angular range of 3° to 22° (where the coverage of the STT de-
creases) [17,39]. The GEM disc stations are drift volumes containing micro
1.3. The PANDADetector 13
Figure 1.14: A electron microscope
picture of a typical GEM electrode
with etched holes of 70µm diameter.
Image from [2].
Figure 1.15: A sketch of the GEM’s
working principle. Strong electric
fields lead to gas amplification in the
holes. Most ions (blue) are then col-
lected on the back side while elec-
trons (red) continue drifting towards
measuring anodes. Image from [2].
perforated thin Kapton foils (around 50µm) with copper coated sides (see
figure 1.15). When a high voltage is applied at the two conducting layers,
strong electric fields of O (50 kV/cm) form a dense set of field lines in the
holes leading to secondary ionisation and therefore multiplication of the
initial charge (see figure 1.14). The advantages of this technique with re-
spect to drift chambers include an easier manufacturing, a more flexible
geometry, and a higher rate capability. In particular, this last point is the
reason for a double plane of readout pads on each disk since it helps to re-
duce ambiguities. The outer radius of the disks increases with the distance
from the interaction point going from 45 cm to 74 cm.
1.3.3.2 Particle Identification
The PANDAsetup foresees several detector to provide an efficient parti-
cle identification. A powerful method to extract such an information is to
measure the light emitted from particles traversing a material faster than
the speed of light in that material. In fact, combining this measurement
with the momentum from the tracking system allows to calculate the par-
ticle’s mass. The light emitted by the particles has a characteristic angle
✓C (depending on the particles velocity) creating a Cherenkov cone which is
guided towards the readout outside of the central detector where material
budget should be minimized. There, the focusing optics and expansion vol-
umes ensure a clean, detectable signal. The PANDAparticle identification
system is built by a barrel part and a forward end cap part plus a Time-of-
Flight barrel. The main goal of the system is a separation power of 3  for
⇡/K up to 4GeV/c.
Barrel DIRC
The barrel part of the DIRC (Detection of Internally Reflected Cherenkov
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Radiator Bars
Focusing Optics
Expansion Volume
Photon Sensors &
Readout Electronics
2.4 m
1.
0 
m
Beam
Figure 1.16: The barrel DIRC of the
Target Spectrometer with the radia-
tor bars in dark colors and the focus-
ing optics and expansion volume in
yellow on the left. Image from [2].
2 m
Figure 1.17: The four sectors of the
disc DIRC with a hole in the middle
for the beam. The focusing optics and
readout electronics are placed on the
edges. Image from [2].
light) detector covers the polar angle from 22° to 140° [40-42]. Its cylindri-
cal shape fits around the STT tracking detector and comprises rectangular
radiator bars. The bars have a length of 2.4m and are 17mm thick. The
scintillators are connected to filter optics and expansion volumes, guiding
the light to the photon sensors (see figure 1.16). The light is focussed onto
micro-channel plate photomultiplier tubes (MCP-PMTs) on the backside of
the volume and is converted into an electrical signal with a sum of around
15 000 channels. The MCP-PMTs have a pixel size of 6.5mm and can work
efficiently in the 2T field of the Target Spectrometer. The arrival time is
measuredwith a precision ofO (100 ps) and the angular resolution is 8mrad
to 10mrad.
Disk DIRC
The disk DIRC shares with the barrel part the same measurement princi-
ple but it has a disk-shaped configuration providing ⇡/K separation up to
4GeV/c momenta. It is shaped like a regular dodecagon and covers polar
angles from 22° down to 10° and 5° for the horizontal and vertical direction
respectively. The disk DIRC is made of the same fused silica employed in
the barrel part and has a thickness of 2 cm and a radius of 110 cm. it has four
identical but optically separated sub-detectors having their focusing optics
and light readout (either MCP-PMTs or SiPMs) placed on the outside (see
figure 1.17).
Scintillating Tiles (Time-of-Flight barrel)
The Scintillating Tiles (SciTil) is a Time-of-Flight (TOF) detector providing
an accurate timing information for slower particles. TOF detectors are very
important since they help disentangling PANDA’s continuous data stream
into single events. The stream has an average time between two events of
50 ns at its highest luminosity, thus a precise timing information is manda-
tory. The SciTil is a barrel-shaped scintillator with < 2 cm radial thickness
corresponding to 2% radiation length X/X0 [43] that will be placed just
outside the barrel DIRC. About 8000 square plastic scintillator tiles, with a
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28.5 mm
(a) Four scintillator tiles
(blue) and readout (red)
forming a module
1.8 m
(b) Half-barrel of SciTil as it will be placed around the
barrel DIRC
Figure 1.18: Renderings of the SciTil detector. Images from [2].
side of 20mm to 30mm and a thickness of 5mm, are used to form the bar-
rel with the Silicon Photomultiplier (SiPM) and readout electronics facing
inside (see figure 1.18).
The SciTil’s timing resolution has a foreseen performance of 100 ps for
the full system of scintillator readout [44]. Besides the identification of par-
ticles below 1GeV/c, the detector can also be used to provide track seeds
for pattern recognition with the trackers.
1.3.3.3 The Electromagnetic Calorimeter
The Electromagnetic Calorimeter (EMC) of PANDAaims at detecting neu-
tral particles (such as ⇡0 and photons), leptons, and hadrons [45,46]. The
EMC is composed by three blocks (see figure 1.19):
• the barrel for tracks above 22°, has an inner radius of 57 cm and con-
sists of 11 360 tapered crystals with a front size of 2.1⇥ 2.1 cm2 placed
directly around the TOF detector and read out by LargeAreaAvalanche
Photodiodes (LAAPDs);
• the forward endcap for >5°, built by 3600 tapered crystals in a planar
arrangement read out by vacuum photo-triodes [47];
• the backward endcap for >140°, consists of 592 parallelepiped crystals
read out by LAAPDs.
The main requirements for the EMC regards an energy resolution in the
order of 2% at 1GeV and a time resolution better than 2 ns. Lead tungstate
(PbWO4) fulfil these requirements as scintillating material as proven by the
results obtained with the electromagnetic calorimeter of the CMS experi-
ment at CERN [48]. They are 20 cm long (corresponding to 22X0 radiation
lengths) and operate at 25  C in order to increase the light yield by a factor
4with respect to room temperature.
1.3.3.4 The Solenoid Magnet
The reconstruction of charged particles in PANDA is based on the curvature
of their trajectories in the magnetic field generated by the superconductive
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2.4 m
Figure 1.19: The design of the EMC in the Target Spectrometer with cyrstals of
the barrel part (blue) and forward endcap (green). Image from [2].
solenoid magnet in the Target Spectrometer [49]. It is designed to provide a
homogeneous 2T field with fluctuations within±2% in the tracker regions
and only small radial field components. All the sub-detectors of the Target
Spectrometer except the muon chambers are embedded into the magnet’s
volume of 4m in length and 1.9m in diameter. The superconducting coil
has a length of 2.8m and an inner radius of 90 cm and two warm bores
with a 100mm diameter on top and bottom provide the space for the target
pipe. The operating current is at 5 kA and liquid helium is used to maintain
superconductivity.
1.3.3.5 The Muon Detector
A proper detection of muons in PANDA is crucial for measurements like
the identification of J/ or investigation of Drell-Yan processes, thus a ded-
icated muon system is planned as a final detector layer [50]. In the Target
Spectrometer, the system is split into two parts (a barrel and an endcap) in-
tegrated into the yoke of the solenoid target magnet. A series of aluminium
rectangular Mini Drift Tubes (MDTs) is used as a range system to detect
muons [50]. MDTs are drift chambers with additional capacitive coupled
strips to provide a longitudinal information. For the barrel part, 13 MDT
layers, each 3 cm thick, alternate with 3 cm thick iron layers. The forward
endcap is composed of six detection layers interleaved with five 6 cm thick
iron layers. Downstream of the endcap, an additional muon filter with four
iron layers and five MDT layers is placed between the Target and the For-
ward Spectrometers increasing the muon detection capability and enhanc-
ing the magnetic shielding between the two magnetic fields. The muon
detection systems are shown in figure 1.20.
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Barrel Endcap Filter Forward Range
Total: 3751 MDTs
2133 MDTs 618 MDTs 424 MDTs 576 MDTs
Figure 1.20: The four parts of the muon system of PANDA together with their
number of MDTs for the readout. Image from [2].
1.3.4 The Forward Spectrometer
The Forward Spectrometer is designed to measure the particles flying in
the forward direction after hitting the fixed target covering polar angles be-
low ±5° in vertical and ±10° in horizontal direction [51]. It is based on a
dipole magnet and composed by trackers, a calorimeter, detectors for par-
ticle identification, and a muon detector (see figure 1.21).
The dipole magnet has a maximum rigidity of 2Tm and an opening of
about 3m2 [49]. Its bending power produces a deflection of the antiproton
beam of 2° at the maximum momentum of 15GeV/c. In order to compen-
sate for this deviation, two correcting magnets are placed before and after
the PANDA detector, thus the dipole of the Forward Spectrometer is a cru-
cial part of the whole HESR.
1.3.4.1 The Forward Tracking Systems
In the forward region, the tracking is performed by three stations equipped
with straw tubes. Each station consists of four sets of straw tubes, with two
layers in a set aligned vertically to the beam axis and two skewed by ±5°
in order to reconstruct the vertical coordinate. Apart form their lengths, the
straws are identical to the STT’s straws and will also be filled with Ar/CO2
(90:10 mixture). Another difference with respect to the STT are the lower
maximum drift times (130–150 ns) due to the different magnetic field con-
figuration.
1.3.4.2 The Forward Particle Identification Detectors
The particle identification in the Forward Spectrometer is performed by two
detectors: a Ring Imaging Cherenkov detector (RICH) [52] and a TOF wall
[53].
The forward RICH design is based on a dual radiator similar to the one
used at HERMES [54]. It is located at 6.5m downstream of the interaction
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Figure 1.21: Side view of the Forward Spectrometer. Image from [36].
point and covers polar angles < 10° for horizontal and < 5° for vertical di-
rections. The use of silica aerogel (n = 1.0304) and C4F10 (n = 1.0014) allows
for a ⇡/K and K/p separation in the momentum range 2–15GeV/c.
The TOF detector in the Forward Spectrometer is arranged as a wall of
140 cm height and 2.5 cm thickness. It consists of three TOF walls made of
plastic scintillator slabs read out from both sides with phototubes: one wall
is placed perpendicular to the beam at a distance of approximately 7m from
the interaction region, and two smaller walls are placed inside the dipole
opening to measure soft particles not escaping the dipole. For this reason,
the readout photomultipliers need to be insusceptible to its magnetic field,
thus SiPMs are a favourable option. The time resolution of the TOF wall
is expected to be between 50–100 ps allowing a ⇡/K and K/p separation
momenta of 2.8GeV/c and 4.7GeV/c, respectively.
1.3.4.3 The Forward Spectrometer Calorimeter
The Forward Spectrometer Calorimeter provides a 4m2 area to measure the
energies of the forward boosted particles [55]. The used principle for the
calorimeter is called shashlik calorimeter. It is realized with alternated plas-
tic scintillator 0.275mm thick and lead absorber with a thickness of 1.5mm.
The readout is performed with Wavelength Shifting fibres (WLS) coupled
to the photomultipliers at the end of the 110 ⇥ 110mm2 module [36]. On
the bright side, it is a cost-efficient and high-performance solution, but the
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Figure 1.22: A rendering of the Forward Spectrometer Calorimeter detector with
scintillator cells in turquoise. Image from [2].
downside is an inhomogeneous light output depending on the angle of en-
trance. The whole detector, shown in figure 1.22, is composed of 1512 cells
each providing a radiation length of 20X0.
1.3.4.4 The Forward Muon Detector
Themuon detector in the forward part is locate about 9m downstream from
the interaction region. Its design is similar to the system used in the Tar-
get Spectrometer where layers of MDTs alternate layers of absorber, each
6 cm thick, enabling the discrimination between pions and muons. More-
over, the system canmeasure the energy of neutrons and anti-neutrons with
moderate resolution.
1.3.5 The Luminosity Detector
The Luminosity Detector of PANDA, shown in figure 1.23, is placed in the
most forward part of the experiment [56]. Its purpose is an accurate mea-
surement of the absolute and relative time integrated luminosity with preci-
sions of 5% and 1%, respectively. Elastic scattered antiprotons at very small
polar angles (from 3–25mrad) with respect to the beam axis are tracked to
enable a back-propagation towards the interaction region. Four disks with
partially overlapping high-voltagemonolithic active-pixel sensors (HV-MAPSs)
are used to provide a channel pitch of 80µm in both directions. Tominimize
the influence of the beam pipe, the scattered antiprotons enter the detector,
merged in a large vacuum box, through a transition cone (see yellow cone
in figure 1.23) with walls approximately 10µm thin.
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Figure 1.23: A CAD drawing of the Luminosity Detector system. Image from
[2].
1.4 The Micro Vertex Detector
As illustrated in section 1.2, PANDA’s physics program is strongly con-
nected to the measurement of charm and strange hadrons. Therefore, a ma-
jor task of the detector is to identify those particles through a precise vertex
reconstruction. To fulfil these demands, the Micro Vertex Detector (MVD),
shown in figure 1.24, provides 3D hit information as close as possible to the
interaction region [37]. The detector must be able to determine the primary
interaction region and to distinguish it from the secondary vertices from
delayed decays of short-lived particles. The performance requirements, the
layout, and the detectors building the MVD will be described in the fol-
lowing sections with particular attention to the micro strip sensors directly
related to the development work subject of this thesis.
1.4.1 Detector Constraint and Requirements
The MVD is the innermost detector of PANDAand this leads to a series
of constraints that it has to satisfy. Geometrical constraints regard the size
of the detector: the beam pipe outer radius (1 cm) defines the minimum
distance of the innermost layer of the MVD from the beam axis, while the
limit of its outermost layer is given by the inner radius of the central tracker
(15 cm). Almost the full solid angle must be covered to maximize the accep-
tance and, considering the surrounding detectors and structures, the po-
lar angle range is limited to 3° to 150°. To achieve the required resolution
in vertex and momentum reconstruction, it is mandatory to have a large
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46 cm
Figure 1.24: A CAD rendering of the MVD with one half of the barrel removed
for visibility reasons. The antiproton beam enters from the left. In green on black
surfaces are the pixel disk sensor modules, the yellow areas are the trapezoidal
strip sensors. Image from [2].
number of hit points as close as possible to the interaction point leading to
the need to measure a minimum of 5 hit points per track in the whole ac-
ceptance of the detector. The spatial resolution needs to be in the order of
100µm in the z direction and of a few tens of µm in the xy plane to be able to
identify the displaced secondary vertices of open-charm states whose decay
lengths measure a few hundred µm. Together with the spatial hit informa-
tion, a time resolution ofO (10 ns) contributes to the task of sorting particles
to individual events.
The choice of the technology for the various MVD layers, the granular-
ity of the detector, and the development of the sensors and their readout
electronics have been strongly influenced by the expected high interaction
rate of 2⇥ 1017 pp annihilations per second. Furthermore, the proximity
of the first layer of the MVD to the interaction region forces the detector to
endure high radiation doses and to provide low material budget. During
the expected PANDAoperation time of 10 years at 50% duty cycle, a pre-
dicted 10Mrad of total ionizing dose and 1013–1014 n/cm2 for 1MeV neu-
tron equivalents define the levels the detector components must be able to
withstand. Finally, to reduce the impact on the outer detectors and wors-
ening of momentum resolution due to multiple scattering, the limit for the
material budget of the MVD is set toX/X0 = 10% relative radiation length.
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1.4.2 Detector Layout
The basic geometry of the MVD, shown in figure 1.25, consists of four con-
centric barrels and six disks in the forward direction.
(a) The layer orientation and positions,
units are inmm.
(b) Side view to visualize the polar angle
coverage.
Figure 1.25: The basic layout of the MVD tracking detector. Shown in red are
the silicon pixel sensors and in green the silicon strip sensors. Images from [2].
To satisfy the requirements dictated by the high expected rates, the first
two barrels and all the six disks of the MVD are instrumented with hy-
brid pixel detectors [57]. In the outer regions, such a high granularity is
not necessary, thus double-sided micro strip silicon sensors cover the last
two barrels and the outer rim of the last two disks. This choice meets the
demand for low material budget offering at the same time a much lower
number of channels to cover a given sensitive area [58].
The four barrels are placed at nominal radii of 25, 50, 92, and 125 mm
around the beam axis and have a length of 50, 138, 278, and 312 mm, respec-
tively. The inner diameter of the disks is 22mm, while the outer diameters
are 75mm and 150mm, respectively for the first two and the last four disks.
Concerning the outer part of the last two forward disks, the inner and outer
diameters measure 148mm and 262mm, respectively [36].
Due to the geometrical constraints mentioned in the previous section,
the outer radius of the MVD is limited to 15 cm by the STT, hence the outer-
most barrel layer is located at 13.5mm. In z direction, the detector spreads
roughly±23 cm around the interaction point resulting in at least 4 hit points
in a polar angle range of 9°–140°. The operation temperature of the MVD
is at around 30  C, kept stable by a cooling system using low-pressurized
water with an inlet temperature of 16  C. Concerning the material budget
requirement, the contribution of the various detector components is shown
in table 1.2.
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Table 1.2: Contribution of the different components of the MVD to the overall
material budget.
Fraction
Cables for data and supply voltage 37.7%
Support structures 28.5%
Active material 15.2%
Routing of cooling pipes 13.6%
Readout electronics 5%
The results of simulations regarding hit multiplicity and material bud-
get are shown in figure 1.26. The design goal of 4 hits per point track is
achieved in a large part of the solid angle, though lower values can be seen
for polar angles from 40° to 70° (transition area between the disk and the
barrel part) and around   = ±90° (beam pipe location). As of the mate-
rial budget simulations, the fractional radiation length correlated with the
initial ✓ and   angles of the particle is shown in figure 1.27. The radiation
length stays within the design limit of 10%X0 in most of the solid angle
with ✓ < 140°, however for greater polar angles it reaches values of several
radiation lengths with large deviations along the azimuthal angle because
of the routing of all the detector services in the backward direction.
Figure 1.26: Hit multiplicity in the
MVD for pions with a momentum of
1GeV/c from the interaction point.
Simulations performed on the layout
of the MVD. Images from [2].
Figure 1.27: The introduced mate-
rial budget from the MVD in relative
radiation lengths. Simulations per-
formed on the layout of the MVD.
Images from [2].
1.4.3 MVD Silicon Detectors
1.4.3.1 Signal Generation in Silicon Detectors
An ionizing particle impinging a silicon sensor releases some of its en-
ergy generating negatively (electrons) and positively (holes) charged carri-
ers mostly by means of inelastic scattering on shell electrons, i.e. ionization,
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excitation. The mean energy loss per passed distance (dEdx ), shown in figure
1.28, is described by the Bethe equation 1.1:
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where:
• e andme are the electron charge and rest mass respectively;
• n is the electron number density;
•   = vc where v is the speed of the particle;
• ✏0 is the vacuum permittivity;
• I is the mean excitation potential.
Silicon sensors have a major advantage with respect to gaseous detec-
tors due to the lower energy required to create an electron-hole pair, hence
they can be produced thinner without compromising the quality of the ex-
tracted signal. In fact, the average energy necessary to liberate one electron-
hole pair for silicon is 3.6 eV, while for the gaseous counterpart it ranges
from 20 eV to 30 eV per pair. However, the charge carrier production is a
statistical process, therefore the amount of energy deposited is not constant
and especially for thin materials such a probability follows a Landau distri-
bution as shown in figure 1.29.
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Figure 1.28: The mean specific en-
ergy loss in different materials as a
function of the particle momentum.
Image from [2].
Figure 1.29: The energy loss distribu-
tion for 500MeV/c pions for different
silicon thicknesses. Image from [2].
To detect the charge carriers produced by the just described ionization
process, a p-n junction built by two differently doped domains of a semi-
conductor is completely depleted with a reverse bias. A semiconductor
with an excess of electrons is called n-doped, while if the majority carriers
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are holes then the part is called p-doped. When no external field is applied,
the free electrons in the n-doped volume drift into the p-doped domain to
fill the holes there leaving the first positively and the second negatively
charged and thus creating an intrinsic electric field. The reverse biasing is
a process where an external field counteracting the intrinsic one is applied
enlarging the electrically neutral volume (depletion zone). Once the whole
volume is depleted, the additional charge carriers created by a charged par-
ticle hitting the semiconductor can move relatively freely and be detected.
With no segmentation, only the deposited energy can be measured, while
the spatial information is obtained segmenting the silicon into strips, pixels,
or pads.
1.4.3.2 Hybrid Pixel Detectors
Sensors
The innermost sensors used in the PANDAMVD are based on the tech-
nology of hybrid pixels where each sensor is connected individually to the
readout chip through a In or Sn-Pb bump. Such a technology has been
widely developed for high energy physics, in particular for the LHC exper-
iments. Figure 1.30 shows a cross section of the hybrid pixel sensor. An
epitaxial layer of 100µm is grown on a low resistivity (2–4 k⌦ cm) substrate
with the Czochralski process. The overall thickness of the sensor is in the
order of 120µm thanks to the thinning down of the substrate from hundreds
of µm to 20µm to minimize the material budget.
Figure 1.30: A cross-section of the
bonding scheme for hybrid-pixel
sensors. The Czochralski substrate
layer is almost completely removed
after bonding. Image from [2].
Figure 1.31: Basic sensor geometry in
the MVD pixel part: rectangular sen-
sors of four different sizes are used.
The elementary unit is the matrix of
116⇥110 cells in the readout chip, vis-
ible on the right. Image from [36].
The detector is built by modules, each consisting of one sensor, the read-
out chips bump-bonded to it, and a multilayer bus. Depending on the size
of the sensor, four different types of modules are foreseen: 2, 4, 5, and 6
(see figure 1.31). The readout ASIC, named ToPix (Torino Pixel ASIC), has
been developed in a commercial 130 nm CMOS technology and its main
features will be described in the following paragraph [59]. Finally, the bus,
needed to configure the readout chips, transmits the data to the outside of
the MVD and provides the power supply to both the chips and the sensor.
A full readout matrix contains 116⇥110 pixel cells for a total area of 1.3 cm2,
thus all pixel sensors taken together make up a total active silicon area of
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0.106m2.
Readout
The readout ASIC of the hybrid pixel sensors of the PANDAMVD is called
ToPix. The charge information with a 12 bit resolution is obtained through
the Time-over-Threshold (ToT) technique: a channel produces a time stamp
for start and length of the input pulses, allowing to reconstruct the de-
posited energy. The main features of the ToPix chip are summarized in
table 1.3.
Table 1.3: Key features of the ToPix chip.
Parameter Value
Technology CMOS 130 nm
Input charge dynamic range up to 50 fC
Power consumption 120mW/chip
Front-end noise < 200 e 
Time resolution 6.8 ns
Charge resolution 12 bit
A total of 338 readout chips is foreseen for the barrel, 472 for the disk
areas. This sums up to 10.3⇥ 106 readout channels in the pixel part. The
connection to the off-detector components is done via optical fibres. Hence,
ToPix is directly connected to the CERN-developed radiation hard Gigabit
Transceiver ASIC (GBTX) chip [60]. It serializes the data stream onto an
optical fibre with a bi-directional transmission speed of up to 4.8Gbit/s.
1.4.3.3 Double-sided Silicon Strip Detectors
Sensors
The silicon sensors serving the outer region of the PANDAMVDare double-
sided micro strips. The detector principle is based on a silicon sensor seg-
mented in narrow strips providing a one-dimensional spatial information
with a relatively low number of readout channels. The second coordinate
is accessible through a second, tilted array of strips implemented on the
same sensor to reduce the material budget. The spatial resolution depends
mostly on the strip pitch p according to the following relationship:
 2p =
Z p/2
  p/2
x2
p
dx =
p2
12
(1.2)
representing the variance of a uniformdistributionwith zero average, while
the rms is given by:
 p =
pp
12
(1.3)
However, the resolution can be significantly improved if the charge is
shared among neighbouring strips [57,61]. The main limitation of the strip
detectors with respect to the pixels is the lower particle rate they can sus-
tain, mostly due to ghost hit effect. When two particles hit the detector at
the same time, two couples of x and y coordinates are registered, thus the
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Figure 1.32: Basic sensor geometries in the MVD strip part. Squared and rect-
angular sensors used for the barrel part (left); trapezoidal sensors employed in
the disk part (right). In both cases, every second strip of the sensors is read out.
Image from [36].
reconstruction through the analysis of the cross points between the upper
and the lower layers is not feasible and requires further assumptions such
as on the charge deposition.
The design of the strip detector requires three types of sensors: rectan-
gular and square shaped for the barrel part and trapezoidal for the disk
part (see figure 1.32). Hence, the pitch and the stereo angles will be differ-
ent and with 65µm and 90°, and 45µm and 15°, respectively [36]. However,
the readout pitch will be double with respect to these values. In fact, every
second strip will be bonded to the readout electronics exploiting informa-
tion on the shared charge between neighbouring strips to achieve a better
spatial resolution [62].
Readout
The readout of the silicon micro strip sensors of the PANDAMVD is per-
formed by a full custom chip named PASTA (PANDAStrip ASIC). As for
ToPix, the charge information is extrapolated using the Time-over-Threshold
technique offering several advantages with respect to a more standard am-
plitude measurement. The ASIC is able to provide accurate time measure-
ments thanks to a Time to Digital Converter (TDC) inherited from a chip
developed for medical physics applications named TOFPET [63]. The key
features of PASTA are shown in table 1.4 but an extensive description of
the ASIC implementation and performance will be the subject of chapters 3
and 4.
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Table 1.4: Key features of the PASTA chip.
Parameter Value
Technology CMOS 110 nm
Input pitch 63µm
Rate capability 100 kHz/channel
Power consumption 4mW/channel
Front-end noise < 600 e 
Time bin width 50–400 ps
Charge resolution 8 bit (dynamic range)*
Radiation tolerance 100 kGy*
*: Design goal
The rate capability of 100 kHz/channelmeets the requirement of
40 kHz/channel estimated for the micro strip sensors from simulations [37],
the overall power consumption fits the cooling system design, and the small
time binwidth guarantees a better charge resolution through amore precise
pulse length reconstruction. The last two entries of table 1.4 are indicated
as design goals since they will be verified with the prototype. In particular,
radiation hardness will be a very interesting topic to study since the CMOS
technology used in the design is quite young in the field of high energy
physics, so no information nor reference on this matter is available.
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Front-End Amplifiers
Radiation detectors convert the energy lost by an incident particle into an
electrical signal to be processed by the readout electronics. The physics
of the process under study, the sensor characteristics, and additional con-
straint such as the power consumption or the available space, determine the
choice of the front-end electronics parameters. Therefore, a customized op-
tion is preferred to a commercial solution, thus the need to design an ASIC
(Application Specific Integrated Circuit). In this chapter, a theoretical study
of the main characteristic of a front-end amplifier will be given to help the
understanding of chapter 3 describing the implementation of the PASTA
chip. If not stated otherwise, the information presented in this chapter is
taken from [64].
2.1 Key Parameters in Front-End Electronics
An ASIC usually consists of an array of identical channels performing in
parallel the same functions. Each channel contains an input amplifier fol-
lowed by several analog and/or digital stages optimizing the signal shape
to simplify the processing of the detector signals. The first stage of a front-
end amplifier, directly connected to the sensor, is the preamplifier, while the
following stages are commonly indicated as the pulse shaper since they de-
termine the frequency spectrum of the output pulse hence its shape.
A block scheme of a typical front-end amplifier is shown in figure 2.1.
The first step to understand the behaviour of such an architecture is to in-
spect its transfer function. A first, simple approach is particularly useful on
this matter, thus the following assumption will be made for a preliminary
study:
Id Cd
Cz
C1 C2
R2R1
Rc
Vout
Cf
Rf
- - -
Figure 2.1: Block schematic of the exemplary preamplifier discussed in the text.
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Figure 2.2: Impulse response of the front-end amplifier shown in figure 2.1.
• the detector signal can be approximated with a Dirac delta distribu-
tion. The input signal can therefore be written as Iin(t) = Qin (t)
in the time domain, while in the Laplace domain it simply assumes
the constant value Qin representing the total charge contained in the
sensor pulse;
• the core amplifiers are ideal voltage amplifiers with infinite gain and
bandwidth;
• the preamplifier works as an ideal integrator meaning that its feed-
back resistance Rf is large enough that its contribution to the signal
processing is negligible and it has the only purpose of establishing a
DC feedback for a proper biasing of the stage;
• the time constants in the feedback loops of the shaping stages are
matched, i.e. R1C1 = R2C2 = ⌧ .
Under these assumptions, the output signal in the Laplace domain is
given by:
Vout(s) = Qin
Cz
Cf
R1R2
Rc
1
(1 + s⌧)2
(2.1)
Applying the Inverse Laplace Transform to the above equation, the sig-
nal representation in the time domain is obtained:
Vout(t) = Qin
Cz
Cf
R2
RcC1
t
⌧
e 
t
⌧ (2.2)
The waveform represented by equation 2.2 is shown in figure 2.2 assign-
ing the following values to the involved parameters:
• Qin = 1 fC
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• Cz = 50pF
• Cf = 500 fF
• C1 = C2 = 500 fF
• R1 = R2 = 100 k⌦
• Rc = 50 k⌦
To make the plot more readable, the input stimulus is applied at t =
2⇥ 10 7 s and the quiescent point of the output is assumed to be 0V. In
practical cases, the output signal is superimposed on a voltage value called
baseline needed for a proper biasing of the transistors forming the core am-
plifiers.
2.1.1 Peaking Time
The time required for a signal to swing from the baseline to its maximum
is defined as the peaking time. In the example reported in figure 2.2, the
peaking time is Tp = ⌧ = 50ns. This parameter is crucial for the design of
a front-end amplifier because it determines the speed and the noise of the
system. Typical values range from nanoseconds for fast systems optimized
for timing measurements, to several microseconds for high resolution spec-
troscopy. If the peaking time is shorter than the sensor signal collection
time, for the same total charge the output signal exhibits a smaller peak
than the one observedwith a Dirac delta input. This amplitude loss is called
ballistic deficit. The ballistic deficit can be neglected if the sensor collection
time is constant or if the shape of the detector signal does not vary with the
amplitude or with other parameters.
2.1.2 Gain and Signal Polarity
The gain of a front-end amplifier is usually given by the ratio between the
peak of the output voltage and the input charge. In the example of figure
2.2, the input charge Qin = 1 fC leads to an output signal with amplitude
of about 150mV, hence the gain is 150mV/fC. In a linear system, the gain
should be chosen so that the maximum signal of interest brings the com-
parator as close as possible to its saturation. To identify the largest input
signal that the amplifier can treat without saturating, it is necessary to de-
fine the output linear dynamic range (LDRout). This term describe the ratio
between the highest output voltage preserving the proportionality between
the input and the output signal and the rms output noise. Dividing this ra-
tio by the gain yields the input linear dynamic range LDRin:
LDRout =
Vout,max
rmsNoise
(2.3)
LDRin =
LDRout
Gain
(2.4)
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In principle, the gain of the amplifier is chosen considering the expected
input range according to the following relationship:
Gain =
LDRout
Qin,max
(2.5)
However, as discussed in section 1.4.3.1, the charge generation process
in a sensor is affected by statistical fluctuations, so the maximum signal to
be treated is not a fixed value. Therefore, when choosing the gain, attention
must be paid to the specifications of the detector regarding the expected
fluctuations of the input signals.
The polarity of the front-end output depends on how many stages are
employed and on their nature (inverting or non-inverting). To maximize
the LDRout, the baseline in each stage must thus be appropriately chosen.
Consider for example the simple front-end amplifier shown in figure 2.1: it
has three inverting stages, hence if the input signal has a positive polarity
the baseline of the first and third stage should be close to the ground, while
the one of the second stage close to the positive power supply (the opposite
is true for an input signal with a positive polarity). The polarity of the in-
put signals depends on the selected detector, thus once it is fixed the ASIC
can be designed accordingly. Nevertheless, developing a chip that can han-
dle both polarities can increase the chance of re-using it or be explicitly re-
quired. An easy approach to build a system capable able to handle signals
of either polarity is to fix the DC bias voltage at the output of each stage
half-way between the supply rails, leaving equal margin for signals swing-
ing upwards and downwards. However, this solution halves the possible
dynamic range, but since for a given detector the signal polarity does not
change during operation, a programmable baseline is the preferable design
choice.
2.1.3 Noise
The term noise refers to disturbances generated within the sensor and the
front-end amplifier, thus it is intrinsic to the system and cannot be elim-
inated. Physically, noise stems from the fact that the finite number and
speed of the mobile charges in electronic devices. In fact, any fluctuation in
the number or in the speed of carriers produces modifications of currents
and voltage levels inside the circuit.
To estimate the noise strength, it is necessary to use quantities related to
the square of the noisy waveform, such as the sample standard deviation:
Vstd =
vuut 1
N   1
NX
k=1
(Vk   Vav)2 (2.6)
where Vk is the amplitude of the k
th pulse and Vav is the average value.
The quantity obtained is called the rms output noisewhich is usually given as
Equivalent Noise Charge (ENC) referred to the amplifier input. In fact, the
total charge delivered by the sensor is one of the most relevant information
of interest, so using the ENC allows for an immediate comparison between
the noise and the signal to be measured. The formula to translate from volts
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- - -
Figure 2.3: Front-end amplifier with input referred parallel and serial noise
sources.
(natural unit of measurement) to charge, and thus number of electrons, is
the following:
ENC =
rmsNoise
Gain
1
e
(2.7)
where the term containing the electron charge e = 1.602⇥ 10 19C con-
verts the ENC into number of electrons. The noise requirements may vary
from a few electrons in high resolution spectroscopy to thousands of elec-
trons in readout electronics for high capacitance sensors, such as silicon
photomultipliers.
Noise is generated by the sensor leakage current, by the detector bias re-
sistors, and by the devices forming the front-end amplifier. In circuit analy-
sis, the effect of the noise is calculated using the concept of equivalent noise
sources modelling the noise as a voltage or as a current contribution. Volt-
age noise sources are connected in series with the amplifier (series noise),
while the current noise sources are connected in parallel (parallel noise), as
shown in figure 2.3. The quantity associated to these sources is the noise
spectral density and represents the power delivered by the noise source into
a resistor of 1⌦ and in a bandwidth of 1Hz, so that the units are V2/Hz
and A2/Hz. As a function of frequency, the spectral density may be flat
(white noise) or display some dependency (coloured noise). A major ex-
ample of white (considering the most common range of frequency of inter-
est in front-end electronics) noise is the so called thermal noise due to the
fluctuations of the speed of charge carriers produced by thermal agitation.
The flicker noise represents instead the most important contribution from
coloured noise and its spectral density explains why it is usually indicated
as 1/f noise:
v2n,f =
Kf
f
(2.8)
where Kf is constant for a given device. The noise introduced by the
amplifier itself is usually dominated by the series noise with a combination
of white and flicker components. Typically, in well designed circuits, the
major noise contribution is given by the input transistor and it is in the
range of a few nV2/Hz.
An easy way to reduce the noise in a front-end amplifier consists in a
proper adjustment of the peaking time. Detailed calculations, that will be
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discussed in the following sections, show that in a continuous time front-
end the equivalent noise charge can be expressed as:
ENC =
1
e
s
(Cd + Cin)
2
✓
Awv
2
n
1
Tp
+AfKf
◆
+Api
2
nTp (2.9)
In this equation, e is the electron charge, Cd and Cin are respectively
the detector capacitance and the sum of all the other parallel capacitances
seen by the input (including the amplifier input capacitance), Aw, Af , and
Ap are constant coefficients depending on the front-end transfer function,
v2n and i
2
n are respectively the input-referred voltage and current spectral
noise densities, and Tp is the peaking time.
A few important points must be noted:
• the effect of series noise (both thermal and flicker) is directly pro-
portional to the input capacitance implying that sensors presenting
a small capacitance to the front-end amplifier are preferable;
• the thermal series noise and the parallel noise are weighted in oppo-
site ways by the peaking time, while the flicker noise is not affected
by this parameter.
This last observation highlights that an optimal value of peaking time
can be found to optimize the noise performance. Figure 2.4 shows an ex-
ample of this trade-off.
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Figure 2.4: ENC versus peaking time for a leakage current of 100 pA.
For the sake of simplicity, the contribution of flicker noise has been ne-
glected, while the values of the other parameters are:
• Cd + Cin = 10pF
• Aw = Ap = 1
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• v2n = 1nV
2/Hz
• i2n = 2eIL where e is the electron charge and IL = 100 pA is the leak-
age current
This last point derives from calculations showing that in semiconductor
sensors the leakage current associated to the reverse bias junctions is often
an important noise source that can be modelled by a current source in par-
allel to the front-end input. The optimum peaking time is about Tp = 1.8µs
corresponding to ENC = 60 electrons. Considering the example of figure
2.1, a peaking time of 50 ps is non-optimal, but since Tp = ⌧ = R1C1 =
R2C2, increasing the value of the passive components improves the noise
performance at the cost of a larger silicon area occupied. An interesting
analysis regards the change in noise when the leakage current is increased
by an order of magnitude. In figure 2.5 can be noticed that the optimal
peaking time has changed to about 500 ns and that the minimum achiev-
able noise has increased by a factor of two. This example shows that even
small values of leakage current have a significant impact on the noise per-
formance of a front-end amplifier. Further and more detailed analysis will
be discussed in the following sections of this chapter.
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Figure 2.5: ENC versus peaking time for a leakage current of 1 nA.
2.1.4 Time Resolution
The noise optimization discussed so far assumes that the information of
interest is the energy, thus the quantity to maximize is the so called Signal-
to-Noise Ratio (SNR) i.e. the ratio between the peak of the output signal
and the noise floor. Under this assumption, it is advantageous to work
with a peaking time as long as permitted by parallel noise. Of course, the
peaking time optimization does not apply in case of time-based applica-
tions where events must be ordered in time with a certain accuracy. For
time measurements, a comparator is usually connected to the output of the
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front-end amplifier and when the input signal crosses a predefined thresh-
old, the comparator fires updating the status of a counter counting clock
pulses. However, even identical signals have a different transition point
because of the timing jitter. This phenomenon is due to the uncertainty in
the threshold crossing time caused by the noise present at the amplifier out-
put.
From amathematical point of view, around the nominal transition point
t0, the amplifier output can be approximated with a first order Taylor ex-
pression:
Vout = Vout(t0) +
dVout
dt
    
t=t0
(t  t0) (2.10)
Under the licit assumption that the noise standard deviation at the am-
plifier output is a measure of a typical voltage variation, using 2.10, the
relationship between the voltage and time uncertainty can be written as:
 V =
dV
dt
    
t=t0
 t =)  t =  VdV
dt
  
t=t0
(2.11)
where  t represents the timing jitter. In other terms, the timing jitter
is given by the noise divided by the signal slope around the threshold. In
general, the noise of a system is proportional to the square root of the band-
width (BW ), while the signal slope is directly proportional to it, thus:
 t / 1p
BW
(2.12)
meaning that faster systems have better timing performance. These re-
sults show that there is a trade-off between energy and time measurements.
In energymeasurements it is important to minimize the amplitude jitter,  V
calling for peaking time as long as permitted by rate and/or parallel noise
considerations. In timing applications instead it is important to minimize
the slope-to-noise-ratio demanding for fast peaking times.
Finally, it must be noted that in timing measurement the ultimate limit
on the shaping time is given by the speed of the sensor signal. In fact, the
total rise time Ttot at the amplifier output can be estimated as:
Ttot =
q
T 2p + T
2
c (2.13)
where the term Tc represents the sensor signal collection time. The sig-
nal slope is inversely proportional to Ttot, so is the amplifier slope to the
square root of the peaking time, hence:
 t /
s
Tp +
T 2c
Tp
(2.14)
The minimum value of  t is obtained for Tp = Tc, therefore for an op-
timal time resolution the shaping time should match the charge collection
time in the sensor.
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2.1.5 Pile-Up
The choice of the peaking time is not only influenced by noise considera-
tions but also by rate requirements. In fact, the amplifier outputmust return
to the baseline before a new pulse can be processed, otherwise the two sig-
nals will pile-up. The time of arrival of the events on a radiation detector
usually follows a Poisson distribution:
P (n) = µn
e µ
n!
(2.15)
where P (n) is the probability of observing n events in a process with a
mean value of µ. The following example will help to understand the mean-
ing of this relationship. Consider a maximum front-end amplifier output
pulse length of 1µs and an event rate of 200 kHz (i.e. average interval be-
tween two events of 5µs). To avoid pile-up, the requirement is to have no
event on the occupied channel during the busy time. The probability for
this to happen is obtained by 2.15 putting n = 0 (no event arrives in the
considered time) and µ = 0.2 events (average events in the 1µs interval).
The result is thus given by e 0.2 ⇡ 82% meaning that about 18% of the
events of interest will overlap. The amount of tolerable pile-up depends on
the particular application, but in general it can be handled using a front-
end with fast return to baseline and/or increasing the sensor granularity to
reduce the event rate per channel. In case none of the mentioned options is
possible, a logic circuit called Pile-Up Rejector (PUR) can be introduced to
detect the occurrence of a pile-up condition and discard overlapping pulses
that would result in incorrect amplitude measurement.
2.1.6 Detector Efficiency and Derandomization
In case a very fast front-end is used, the channel dead-time is dominated by
the time necessary to read the data out. Considering input events following
a Poisson distributionwith an average event rate of 100 kHz and a busy time
of 10µs, the probability that an event arrives and has to be rejected because
the channel is already occupied can be calculated using (2.15) with µ = 1:
Ploss = 1  P (0) = 1  e 1 ⇡ 63% (2.16)
The straightforward approach to reduce the event loss is to speed-up
the system, so to achieve an inefficiency below 1% the required average
events must be:
Ploss = 1  P (0) = 1  e µ = 1% =) µ ⇡ 0.01 (2.17)
corresponding to a maximum allowed dead-time of 100 ns. However,
faster systems demand higher power consumption, therefore other solu-
tions are preferable. For instance, adding a memory block to store locally
the data while waiting for read-out reduces significantly the channel dead-
time. In fact, it is necessary that at least two events arrive in the considered
time window of 10µs for one to be lost, thus the loss probability becomes:
Ploss = 1  P (0)  P (1) ⇡ 26% (2.18)
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In general, with a memory block able to store N events in the channel,
the probability of losing one hit becomes:
Ploss = 1 
NX
n=0
µn
e µ
n!
(2.19)
showing that in a system allowing the storage ofN = 4 events the prob-
ability of missing ones is ⇡ 0.4%. This means that, after the buffers, the
speed of the system can be tuned on the average arrival rate rather than on
the maximum one. The random input data stream has thus been regular-
ized or, in jargon, derandomized. So far, the hypothesis was that the busy
time of the channel was the dominant source of inefficiency, but it can ac-
tually be any of the blocks building the front-end. On the other hand, the
derandomization technique can be in principle applied to all of them using
more elements in a time-interleaved configuration, so that when a unit is
busy there is statistically at least another identical one free that can be used.
However, in analog circuits with high gain, such as the input amplifier, the
noise associated with the switching procedure can degrade the system per-
formance, hence it is preferable to apply the derandomization to already
amplified signals (i.e. after the preamplifier and the pulse shaper).
2.2 Time Invariant Shapers
As discussed in the previous section, the preamplifier and the shaper set
the ultimate limits to the measurement quality, thus the factors affecting
their performance must be properly understood. The easiest approach is to
consider systems employing only linear, time invariant networks that can
be comfortably studied with Laplace transforms.
In the first part of this section the subject will be the methods to achieve
a given signal shape, the second part will be dedicated to noise calculations,
and the last part will focus on the effects of non-idealities occurring in the
building blocks of a front-end amplifier.
2.2.1 Ideal Charge Sensitive Amplifier
As described in section 2.1, most radiation sensors can be modelled as a
current source with a capacitor in parallel (see Id and Cd in figure 2.1). The
input stage of the front-end must read the sensor current transforming it
into a signal strong enough to drive the following circuitry. The first ele-
ment of the processing chain must therefore be a transimpedance (current
input, voltage output) or current (current input, current output) amplifier.
A transimpedance amplifier can be realized by connecting an appropriate
network in the feedback path of a high gain voltage amplifier. Amulti-stage
front-end often employs as the input stage the Charge Sensitive Amplifier
(CSA) shown schematically in figure 2.6.
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Id Cd
Cf
Rf
Vout-
Figure 2.6: Charge sensitive amplifier (CSA).
A CSA is a form of transimpedance amplifier in which the feedback re-
sistor, necessary to define the amplifier DC operating point, is big enough
to give a minor and ideally negligible contribution to the signal process-
ing. For the sake of simplicity, the transfer function of the circuit will be
first studied under the assumptions presented in section 2.1. The CSA thus
behaves as an ideal integrator and its output voltage is given by:
Vout(t) =
1
Cf
Z
i(t) dt (2.20)
which under the assumption of a  -like stimulus becomes:
Vout(t) =
Qin
Cf
u(t) (2.21)
where u(t) is the unit step function defined as:(
u(t) = 1 for t   0
u(t) = 0 for t < 0
(2.22)
It is important to remember that since the idealized input signal for the
front-end chain is a Dirac current pulse, the idealized input stimulus for the
shaper is a voltage step with zero rise time.
2.2.2 The CR-RC Shaper
The simplest type of pulse shaper (shown in the dashed box of figure 2.7)
consists of a cascade of an high and a low pass filter. The filters are isolated
by a voltage buffer decoupling the two time constants, while the output
buffer drives the load presented by the following stages to the front-end
amplifier. Calling VCSA the amplitude of the step delivered by the CSA, in
the Laplace domain the signal at the output of the high pass filter can be
written as:
VRz(s) =
Qin
Cf
⌧z
(1 + s⌧z)
(2.23)
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Figure 2.7: CSA followed by a CR-RC shaper. The shaper is the circuit included
in the dashed box. The blocks indicated with "B" are voltage buffers.
where ⌧z = RzCz . Taking the inverse Laplace transform, the equation
2.23 in the time domain has the expression:
VRz(t) =
Qin
Cf
e
  t⌧z (2.24)
The primary role of the high pass filter is to cut off the constant or slowly
varying components of the CSA output, creating a signal that goes back to
the baseline before the next pulse arrives. In many applications, the charge
released in the sensor is extracted by capturing the peak height. However,
the signal at the output of the high pass filter shown in figure 2.8 starts fad-
ing away immediately after its maximum value has been reached making it
hard to sample. It is therefore preferable to treat signals having slower vari-
ations around the peak which can be obtained using a low pass filter. The
second, and even more important, role is to optimize the signal-to-noise
ratio, but this will be discussed in the following sections.
The complete transfer function of the circuit in figure 2.7 is:
Vout(s) =
Qin
Cf
⌧z
(1 + s⌧z)
 
1 + s⌧p
  (2.25)
Calculating the inverse Laplace transform, the signal representation in
the time domain is:
Vout(t) =
Qin
Cf
⌧z
⌧z   ⌧p
✓
e
  t⌧z   e 
t
⌧p
◆
(2.26)
which, of course, is valid only for ⌧z 6= ⌧p. For the particular case in
which the two time constants are equal, the expression of the output signal
in the Laplace domain becomes:
Vout(s) =
Qin
Cf
⌧
(1 + s⌧z)
2 (2.27)
while in the time domain it is:
Vout(t) =
Qin
Cf
t
⌧
e 
t
⌧ (2.28)
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Figure 2.8: CSA (orange) and high pass filter (blue) output.
In the last two equations ⌧z = ⌧p = ⌧ . Equations 2.25-2.28 are valid
assuming that the buffers have unity gain, otherwise a constant term G =
B1B2, multiplying the above mentioned expressions, should be added.
To understand the optimal choice of the two time constants, it is manda-
tory to study their effects on the shape of the output signal (see figure 2.9).
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Figure 2.9: Effects of the integration time constant on the response of a CR-
RC shaper. The derivation time constant is fixed ⌧z = 100 ns. The integration
time constant ⌧p assumes the values 0 ns (blue), 10 ns (red), and 100 ns (green),
respectively.
In the plot, the derivation time constant ⌧z is fixed, thus the increase of
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⌧p produces a smoother signal with a smaller amplitude. Moreover, it can
be observed that when ⌧p becomes greater than ⌧z it starts dominating the
signal duration and for ⌧p   ⌧z , equation 2.26 can be approximated as:
Vout(t) ⇡ QinCf
⌧z
⌧p
e
  t⌧p (2.29)
and ⌧p dominates the signal decay. In the plot of figure 2.10, the integra-
tion time constant is fixed while ⌧z is varied.
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Figure 2.10: Effects of the derivation time constant on the response of a CR-RC
shaper. The integration time constant is fixed ⌧z = 100 ns. The derivation time
constant ⌧z assumes the values 1 (blue), 1µs (red), and 100 ns (green), respec-
tively.
An interesting case is when ⌧z ! 1 and equation 2.26 can be approxi-
mated as:
Vout(t) ⇡ QinCf
✓
1  e 
t
⌧p
◆
(2.30)
In this scenario, there is no derivation time constant and the step at the
preamplifier output is just low pass filtered by the integrator resulting in
a smoother output signal with a 10% to 90% rise time of 2.2⌧p. When ⌧z
becomes smaller than ⌧p, the amplitude of the signal is reduced because the
slower time constant dominates the return to the baseline.
These considerations suggest that the best compromised is achieved
with equal time constants as theymaximize the signal amplitude for a given
pulse duration. It is therefore interesting to study in more detail the case
⌧z = ⌧p = ⌧ . The peaking time of the output signal (equation 2.28) can be
calculated as:
dVout
dt
=
1
⌧
e 
t
⌧   t
⌧2
e 
t
⌧ = 0 =) tmax ⌘ Tp = ⌧ (2.31)
2.2. Time Invariant Shapers 43
and the magnitude of the peak is:
V (Tp) ⌘ Vout,max = QinCf
1
e
(2.32)
A practical design of a CR-RC shaper is the one previously presented in
figure 2.1 (transfer function presented in equation 2.2). The input signal un-
dergoes several conversions between the current and the voltage domains
propagating throughout the whole chain. A couple of differences can be no-
ticed: no buffer is explicitly inserted to decouple the stages (the low output
impedance of the core voltage amplifiers is rather exploited for this pur-
pose); the high pass filtering capacitor Cz is not terminated over a resistor,
but it is instead connected between the output of the CSA and the input of
the second stage (which can be considered a virtual ground).
2.2.3 CR-RCn Shapers
As discussed in section 2.1.3, to improve the noise performance it is advis-
able to have long peaking times (as long as permitted by the parallel noise).
The effect of adding further integration stages is to increase the peaking
time maintaining a restrained signal duration, thus it is of primary inter-
est to study high order shapers. The number of integrators defines the or-
der of the shaper. For the sake of simplicity, the following considerations
are referred to integrators implemented with buffered low pass filters with
unity gain (as in figure 2.7) and that the derivation and integration time
constants have the same value. The transfer function of a generic CR-RCn
shaper contains n+1 poles, n introduced by the integrators and one by the
differentiator, and in the Laplace domain can be written as:
Vout(s) =
Qin
Cf
⌧
(1 + s⌧)n+1
(2.33)
which in the time domain becomes:
Vout(t) =
Qin
Cf
1
n!
✓
t
⌧
◆n
e 
t
⌧ (2.34)
The peaking time can be calculated as:
dVout
dt
=
Qin
Cf
1
n!
"
n
⌧
✓
t
⌧
◆n 1
e 
t
⌧  
✓
t
⌧
◆n 1
⌧
e 
t
⌧
#
= 0 =) Tp = n⌧ (2.35)
showing that in a CR-RCn shaper the peaking time is given by the in-
tegration time constant multiplied by the number of integrators. The peak
amplitude is:
Vout,max =
Qin
Cf
nn
n!
e n (2.36)
Two interesting cases can be studied. The first one is to increase the
number of integration stages withoutmodifying the integration and deriva-
tion time constants and the result is shown in figure 2.11. The first impor-
tant observation is that increasing the filter order leads to more symmetric
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Figure 2.11: Outputs of CR-RCn shapers of different orders with the same
derivation and integration time constants fixed to ⌧ = 100 ns. The peaking times
of the signals are: Tp(1) = 100 ns (blue), Tp(2) = 200 ns (red), and Tp(4) = 400 ns
(green).
signals. In fact, due to the similarity between their impulse response and a
Gaussian waveform, CR-RCn filters are commonly known as Semi-Gaussian
shapers. It is important to highlight that the amplitude of the signal is more
and more reduced as the order of the shaper is increased, but the amount
of attenuation is less pronounced moving from a given order to the next. In
fact, the relationship between the peak amplitudes of two shapers of generic
order n and n+ 1 is:
Vpeak,n+1
Vpeak,n
=
✓
1 +
1
n
◆n 1
e
(2.37)
The limit for n!1 is:
lim
n!1
✓
1 +
1
n
◆n
= e (2.38)
therefore the ratio defined in equation 2.37 is unitary for shapers of ar-
bitrary high orders.
The second case of interest is to increase nwithout changing the peaking
time. This means that as the number of integrators is increased, the value
of the integration and derivation time constants must be reduced according
to 2.35. To allow a better comparison between different pulse shapes, the
amplitudes in figure 2.12 have been normalized to 1V. It is possible to
observe that increasing the shaper order for the same peaking time leads to
a faster return to the baseline making high order shapers a better choice for
high rate applications.
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Figure 2.12: Outputs of CR-RCn shapers of different orders with the same peak-
ing time Tp = 100 ns. The time constants of the shapers are: ⌧(1) = 100 ns (blue),
⌧(2) = 200 ns (red), and ⌧(4) = 400 ns (green).
2.2.4 Pole-Zero Cancellation and Baseline Control
The assumption that the feedback resistor of the charge sensitive amplifier
does not give any contribution to the signal shape is an over-simplification.
In the following section, the effects of a finite feedback resistanceRf will be
studied for CR-RC shapers, but the conclusions derived are qualitatively
valid for shapers of any order. The introduction of the resistor yields to
a feedback impedance of the CSA given by the parallel between RF and
1/sCf :
Zf =
Rf
1 + sRfCf
(2.39)
and therefore the full transfer function of the front-end amplifier in the
Laplace domain becomes:
Vout(s) = Iin(s)
R2
Rc
Rf
1 + s⌧f
sR1Cz
(1 + s⌧sh)
2 (2.40)
where ⌧f = RfCf is the time constant associated to the feedback net-
work of the CSA and ⌧sh = R1C1 = R2C2 is the shaping time constant. The
above equation shows that the finite value of Rf has moved the pole in the
CSA transfer function from the origin to a new value of s given by:
sCSA =   1⌧f
(2.41)
An important consequence of this shift is that the pole of the CSA and
the one of the differentiator do not cancel each other out any longer. Both
effects can be easily seen considering the Bode plots of the CSA and of the
full amplifier. In the plot in figure 2.13, it can be observed that the CSA
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Figure 2.13: Bode plot of a CSA with finite feedback resistor.
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Figure 2.14: Bode plot of a CR-RC shaper with finite feedback resistor in the
CSA.
2.2. Time Invariant Shapers 47
has a first order low pass filter behaviour with a cut-off frequency fCSA =
1/2⇡⌧f ⇡ 80 kHz after which the gain drops with a slope of 20 dB/decade.
In the plot in figure 2.14, without the pole-zero cancellation due to the finite
value of the feedback resistor Rf , a zero is left in the origin and the gain of
the full amplifier rises with a slope of 20 dB/decade. When the CSA pole is
found, the effect of the zero is cancelled and the gain remains constant until
the roll-off of 40 dB/decade introduced by the double pole at the frequency
fsh = 1/2⇡⌧sh ⇡ 3.2MHz. In other words, the front-end amplifier becomes
a band-pass filter. The cut-off of the lower portion of the frequency spec-
trum has several advantages as the impact of the DC and slow variations
occurring in the CSA are suppressed, but it has also potential undesired
consequences on the signal shape. To understand this point, it is helpful to
study the inverse Laplace transform of equation 2.40 under the hypothesis
of a  -like input pulse:
Vout(t) = Qin
"
R1R2RfCz
Rc⌧sh
 
⌧f   ⌧sh
  ✓ t
⌧sh
◆
e
  t⌧sh +
R1R2RfCz
Rc
 
⌧f   ⌧sh
 2 ✓e  t⌧sh   e  t⌧f ◆
#
(2.42)
Isolating the terms multiplying the exponentials in the above equation,
the result is:
Vout(t) = A e
  t⌧sh +B e
  t⌧f (2.43)
where the term A is given by:
A = Qin
R1R2RfCz
Rc
1 
⌧f   ⌧sh
 2 ✓ ⌧f⌧sh   1
◆
t
⌧sh
+ 1
 
(2.44)
Since ⌧f   ⌧sh, some approximations yield to:
A ⇡ Qin
R1R2RfCz
Rc
1
⌧f⌧sh
✓
t
⌧sh
◆
(2.45)
and substituting the time constants with the respective resistors and ca-
pacitances, the final result is:
A ⇡ Qin CzCf
R2
RcC1
t
⌧sh
(2.46)
which is the term multiplying the exponential e 
t
⌧sh on equation 2.2,
meaning that the signal component B e
  t⌧f of equation 2.42 is subtracted
to the "main" signal shown in figure 2.2. The resulting impulse response is
represented in figure 2.15. The waveform goes below the baseline before
returning to the quiescent point in a time scale defined by the CSA time
constant ⌧f . This negative tail, called undershoot, extends significantly the
signal duration, reducing the rate capability of the system. The presence
of the undershoot stems from the fact that an unipolar pulse (the output of
the CSA) is fed to a network (the shaper) containing a capacitor in series.
This capacitor blocks any DC component coming from the first stage, so
the CSA signal cannot modify the DC level at the output of the shaper. As
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Figure 2.15: CR-RC impulse response with finite CSA feedback resistance.
a consequence, the shaper response can not be purely unipolar, but must
have a bipolar nature, so that the net signal contribution to the output DC
value is zero. The most important effect of the undershoot is the baseline
drift at high rates: the quiescent point drifts downwards till the new level
that yields a zero average value of the output is reached. When the interval
between pulses is not uniform (such as for radiation sensors), the baseline
fluctuates up and down rather than reaching a stable value leading to a
significant performance degradation. Before studying the solutions to this
problem, it is interesting to observe that there is a trade-off between the
undershoot duration and its amplitude. In fact, the term B of equation
2.43, under the same hypothesis made to obtain A, can be written as:
B =  Qin
R1R2RfCz
Rc
1 
⌧f   ⌧sh
 2 ⇡  Qin CzCf R2RcC1 ⌧sh⌧f (2.47)
Therefore, the undershoot tail can be written as:
Vu(t) =  Qin CzCf
R2
RcC1
⌧sh
⌧f
e
  t⌧f (2.48)
showing that increasing the time constant in the CSA feedback reduces
the undershoot amplitude, but extends its duration.
2.2.4.1 Pole-Zero Cancellation
To address the baseline drift issue, a very common approach is to shift the
position of the zero introduced by Cz so that its frequency matches again
exactly the one of the CSA pole. This is achieved with the introduction of
2.2. Time Invariant Shapers 49
Id Cd
Cf C1 C2
R2R1Rf
RcCz Vout- - -
Rz
Figure 2.16: Front-end with pole-zero cancellation.
an extra resistor Rz in parallel to Cz . The transfer function of the resulting
circuit (see figure 2.16) is the following:
Vout(s) = Iin(s)
Rf
1 + s⌧f
1 + s⌧z
Rz
R1R2
Rc (1 + s⌧sh)
2 (2.49)
where ⌧z = RzCz . If RZ is chosen so that ⌧z = ⌧f , the transfer function
can be simplified as:
Vout(s) = Iin(s)
Rf
Rz
R1R2
Rc (1 + s⌧sh)
2 = Iin(s)
Cz
Cf
R1R2
Rc (1 + s⌧sh)
2 (2.50)
which is the same obtained in the case of infinite CSA feedback resistor.
The Bode plot obtained from such a system is shown in figure 2.17. The cir-
cuit has a strict low pass filter behaviour, so it amplifies any signal starting
from DC. The impulse response in the time domain is given by:
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Figure 2.17: Bode plot of a front-end with pole-zero cancellation.
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Figure 2.18: Baseline holder principle.
Vout(t) = Qin
Rf
Rz
R1R2
Rc⌧sh
e
  t⌧sh = Qin
Cz
Cf
R2
RcC1
⌧f
⌧z
e
  t⌧sh (2.51)
and, again, since ⌧z = ⌧f , the expression of the signal in the time domain
is the same as in equation 2.2. The above expression confirms that there
is no undershoot in the output signal, hence no baseline drift should be
expected.
2.2.4.2 Baseline Holders
The drawback of the pole-zero cancellation described so far is that it makes
the circuit sensitive to DC or low frequency variations. Therefore, tech-
niques more elaborate than a single blocking capacitor are required. One
possible approach is the baseline holder shown in figure 2.18 (an alterna-
tive architecture to compensate a current entering the input node foresees
an NMOS transistor instead of a PMOS). In absence of the additional feed-
back network formed by the differential amplifier A2 and transistor M1,
a current sunk from the input node would flow through R1 increasing the
output voltage. The quantity Vref Vout is however sensed and amplified by
A2 decreasing the voltage at the gate of M1. The transistor pumps current
into the input node locking the DC level of the output voltage to the ref-
erence voltage fed to the differential amplifier, provided that the loop gain
is high enough. The differential amplifier and the transistor can be consid-
ered as a single transconductance amplifier, with Gm = gm1Ad2 where gm1
is the transconductance ofM1 and Ad2 is the differential voltage gain of A2.
For a better comprehension of the process described, the assumption that
A2 has a single pole transfer function is made:
Ad2 =
Ad20
1 + s⌧L
(2.52)
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The capacitor CBLH has the purpose of keeping the bandwidth of the
differential stage small enough so that the additional feedback loop pro-
cesses only low-frequency signals. The transconductance Gm can be writ-
ten as:
Gm =
Ad20gm1
1 + s⌧L
=
Gm0
1 + s⌧L
(2.53)
where Gm0 is the low-frequency overall transconductance. The hypoth-
esis that ⌧L   ⌧1 = R1C1 allows to consider only the resistive part of the
feedback impedance of the main amplifier A1. Writing the equation for the
input node the result is:
Iin +
Vin   Vout
R1
  I(M1) = 0 =) Iin = I(M1)  Vin   VoutR1
(2.54)
where the contribution of the feedback capacitance C1 has been ne-
glected. If the input node of A1 is treated as a virtual ground (i.e. assuming
that Vin = 0), the small signal current flowing inM1 can be written as:
I(M1) = GmVout (2.55)
and thus the expression of the gain is:
Vout
Iin
=
R1
1 +GmR1
=
R1
1 +Gm0R1
1 + s⌧L
1 + s ⌧L1+Gm0R1
(2.56)
At low frequency (s = 0), the transimpedance gain becomes:
Vout
Iin
=
R1
1 +Gm0R1
(2.57)
As the frequency rises, the zero is found at fL = 1/2⇡⌧L and the gain
rises with a 20 dB/decade slope till the pole is met at the frequency 1 +
Gm0R1. Above the pole frequency, the gain can be approximated as:
Vout
Iin
⇡ R1
Gm0R1
s⌧L
s⌧L
Gm0R1
= R1 (2.58)
where the condition Gm0R1   1 has also been used. This separation
in frequency is important because the Gm feedback must only compensate
undesired DC or close to DC components.
In the more realistic case in which the feedback capacitance C1 is taken
into account, the baseline holder transfer function can be rewritten as:
Vout
Iin
=
R1 (1 + s⌧L)
⌧1⌧Ls
2 + (⌧1 + ⌧L) s+ 1 +Gm0R1
(2.59)
Thus, considering C1 a second order transfer function, potentially con-
taining complex conjugate poles, is obtained. To avoid complex conjugate
roots, the requirement is that:
(⌧L + ⌧1)
2 > 4⌧1⌧L (1 +Gm0R1) (2.60)
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Figure 2.19: Conceptual scheme of a baseline restorer.
which, supposing that ⌧L   ⌧1 and Gm0R1   1, can be approximated
as:
⌧L > 4⌧1Gm0R1 (2.61)
showing the connection between the low frequency time constant, the
shaping time constant, and the loop gain. The above equation reveals that
an excessive loop gain may lead to instability. If the current inM1 increases
so does its transconductance and thus the loop gain, hence the stability of
a baseline holder must be checked for the maximum current that it is ex-
pected to compensate.
2.2.4.3 Baseline Restorers
An alternative method to the baseline holder is the baseline restorer, which
is a time variant circuit. The concept is shown in figure 2.19. The first stage
represents a generic chain delivering unipolar pulses. Resistor RBLR1 es-
tablishes a DC path from the reference voltage VBLR to the input of the
buffer. The switch must be open when the signal arrives. If the time con-
stant RBLR1Cz is much bigger than the pulse peaking time, a single pulse
is passed over the capacitor with a minimal undershoot. However, with-
out the switch and the resistor RBLR2, the circuit is a simple high pass
filter and the baseline drift would occur at high rates, therefore, after the
pulse, the switch is closed to avoid the problem. The condition RBLR2 ⌧
RBLR1 is necessary to allow a quick recovery, controlled by the time con-
stant RBLR2Cz , of the baseline to the reference level VBLR. The switch is
then open again before the next pulse arrives. The baseline restorer de-
scribed can therefore be seen as the combination of two high pass filters:
one with long time constant, which gives a small undershoot but a long
recovery time; and another with a short time constant, which offers short
recovery time but bigger undershoot and visible differentiation of the sig-
nal. The baseline restoration circuit is made active only at selected times by
switches, hence the name of gated baseline restorer. Alternatively, the switch
can be replaced by a non-linear component allowing unidirectional current
flow, so that it becomes active only when the buffer input goes below the
reference voltage.
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2.2.5 Gain and Bandwidth Limitations in CSAs
The gain and bandwidth limitations of the core stages used in the imple-
mentation of the front-end described so far must be considered. In particu-
lar, they are extremely important for the charge sensitive amplifier since it
is the stage providing the direct interface to the sensor.
2.2.5.1 Effects of Finite Gain in the CSA
The first step to study the properties of a non-ideal CSA is to use a core am-
plifier with finite gain A0 but still infinite bandwidth. The nodal equation
for the input of the circuit shown in figure 2.6 is the following:
Iin(s) + VinsCT + (Vin   Vout) sCf = 0 (2.62)
Writing Vin =  Vout/A0 and solving for Vout/Iin the result is:
Vout
Iin
=   A0
s
⇥
CT + (1 +A0)Cf
⇤ (2.63)
To find again the result obtained in the ideal case (Vout/Iin = 1/sCf ), the
gain of the amplifier should not only be much above unity (i.e. A0   1),
but the feedback capacitance multiplied by the open-loop gain must be
much greater than the total capacitance seen between the amplifier input
and ground (i.e. (1 +A0)Cf   CT ). This can be understood using the
Miller theorem, which represents the term (1 +A0)Cf as a capacitance in
parallel toCT . The sum of the charges accumulated by the two capacitances
must be equal to the one contained in the input signal (i.e. Qin = QT+Qf =
VinCT + Vin (1 +A0)Cf ). However, only Qf , being physically stored in Cf ,
contributes to the output signal, while the rest is lost to further processing.
The problem is even more serious because in multichannel sensors, at least
a fraction of the sensor capacitance stems from the coupling between neigh-
bouring channels. The lower the amplifier gain, the higher the swing of the
input voltage will be, coupling part of the signal to the adjacent channels as
cross-talk. This shows that it is mandatory to prevent the CSA from saturat-
ing, because in this case the gain drops and the charge is directly integrated
on the input node, rising significantly the input voltage and exacerbating
the cross-talk.
2.2.5.2 Effects of Bandwidth Limitation
To understand the effects of bandwidth limitation in CSAs, a simple transis-
tor can be considered as core amplifier. The small signal equivalent model
of such a CSA is shown in figure 2.20. The transfer function is obtained
solving the following system neglecting, in a first order approximation, the
feedback resistor Rf :(
Iin(s) + VinsCT + (Vin   Vout) sCf = 0
gmVin + (Vout   Vin) sCf + Vout
⇣
1
RL
+ sCL
⌘
= 0
(2.64)
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Figure 2.20: Small signal equivalent circuit of a CSA.
where RL and CL are the equivalent load resistor and capacitor, respec-
tively. Considering the case with RL ! 1, the resulting transfer function
is:
Vout(s) =  
Iin(s)
⇣
1  sCfgm
⌘
(1 + sTr) sCf
(2.65)
where
Tr =
CLCT + (CL + CT )Cf
gmCf
(2.66)
is the rise time constant. The response to a  -like input current in the
time domain is given by:
Vout(t) =  QinCf
⇣
1  e 
t
Tr
⌘
(2.67)
The effects of bandwidth limitation can be better understood studying
two different cases:
1. Cf   CL
The rise time can be approximated as:
Tr ⇡ CL + CTgm
(2.68)
which can be further simplified under the hypothesis of CT   CL:
Tr ⇡ CTgm
(2.69)
The speed of the signal depends weakly from the value of the feed-
back capacitance Cf and mainly depends on the input capacitance
CT .
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2. Cf ⌧ CL
In this case, the rise time is:
Tr ⇡ CLCTgmCf
(2.70)
hence the speed of the signal is limited by the ratio CT /Cf .
For both cases it can be observed that limiting the CSA bandwidth leads
to an output signal different from the ideal voltage step reaching the value
Qin/Cf in a null time, but it gets instead a time Tr to get to that level. In
a more realistic case, the feedback resistor Rf must be considered and the
resulting transfer function is:
Vout(s) =
Iin(s)Rf 
1 + s⌧f
 
(1 + sTr)
(2.71)
valid under the assumption that
⌧f = RfCf   CL + CTgm
(2.72)
The pulse response in the time domain is then:
Vout(t) =
Qin
Cf
⌧f
Tr   ⌧f
✓
e
  tTr   e 
t
⌧f
◆
(2.73)
The peaking time is given by:
Tp =
Tr⌧f
Tr   ⌧f
ln
✓
Tr
⌧f
◆
(2.74)
and the resulting amplitude is therefore:
Vout,max =
Qin
Cf
✓
Tr
⌧f
◆ Tr
Tr ⌧f
(2.75)
So the step amplitude is modulated by a term depending on the ratio
between the feedback time constant ⌧f and the signal rise time Tr. This
amplitude loss is another example of ballistic deficit, but in this case it is
the finite bandwidth of the CSA that limits the signal formation time rather
than the detector.
2.3 Noise Calculations
The purpose of this section is to show how to calculate the equivalent noise
charge of a front-end amplifier. As discussed in section 2.1.3, the first step
is to identify the relevant noise generators and represent them as current
(parallel noise) or voltage (series noise) sources properly connected to the
input (see figure 2.21). The capacitor CT is given by the sum of any capac-
itance seen between the amplifier input and ground, including the sensor
capacitance and the gate capacitance of the input device. In the frequency
domain, a power spectral density, Sn, is associated to each noise source and
its effect on the amplifier is calculated by integrating over the whole fre-
quency spectrum its product with the modulus square of the appropriate
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Figure 2.21: Noise sources in a front-end amplifier.
transfer function. The quantity thus obtained is the power of the output
waveform generated by the considered noise source and, in the case of in-
terest, it coincides with the variance of the output signal corrupted by noise:
hv2outi = 12⇡
Z 1
0
S2n |Tn(j!)|2 d! (2.76)
where ! = 2⇡f is the angular frequency. It is important to underline
that Tn(j!) is the transfer function from the particular noise source to the
output and it might or might not coincide with the signal transfer function.
If more uncorrelated noise source are involved, all the square contributions
are assumed at the output:
hvout,toti = hv2out1i+ hv2out2i+ · · ·+ hv2outni (2.77)
The square root of the above expression gives the output rms noise:
v2out,tot =
q
hv2out1i+ hv2out2i+ · · ·+ hv2outni (2.78)
The ENC is obtained dividing the rms output noise by the peak am-
plitude of the signal generated by a Dirac delta pulse containing a single
electron:
ENC =
hvouti
Vout,peak(Qin = e)
(2.79)
In a well designed amplifier, the noise should be dominated by the one
of the input stage, which operates on weak signals. However, this does
not mean that the noise introduced by the shaper itself can be neglected a
priori.
2.3.1 Noise in CR-RC Shapers
The first step is to evaluate the effects of the white series noise, represented
by the voltage source v2nw. The noise voltage is converted into a current by
the capacitance CT and it is then integrated on Cf , so it can be expressed as:
v2nw,CSA = v
2
nw
    CTCf
    2 (2.80)
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The output noise of the CSA is then processed by the transfer function
of the pulse shaper, which, for a CR-RC shaper, is:
T (s) =
s⌧
(1 + s⌧)2
(2.81)
The aim is to calculate the ENC and any gain would affect equally both
the signal and the noise, therefore the assumption that the shaper does not
introduce gain is made. As shown in equation 2.76, an integration in the
frequency domain is needed, thus the transfer function of the shaper can be
rewritten as:
T (j!) =
j !!0
1 + j !!0
(2.82)
where !0 is the pole angular frequency, i.e. !0 = 1/⌧ . The noise output
voltage is given by:
hv2outinw =
v2nw
2⇡
Z 1
0
    CTCf
    2 |T (j!)|2 d! (2.83)
Introducing the expression of the modulus squared of the transfer func-
tion, the result is:
hv2outinw =
v2nw
2⇡
✓
CT
Cf
◆2 Z 1
0
!2⇣
!0   !
2
!0
⌘2
+ 4!2
d! = v2nw
✓
CT
Cf
◆2 !0
8
(2.84)
The above quantity can also be rewritten as:
hv2outinw = v2nw
✓
CT
Cf
◆2 1
8Tp
(2.85)
where it has been used the relationship ⌧ = Tp. Using equation 2.28, the
peak output voltage for an input signal of one electron is:
Vout,peak =
e
Cf
1
e
(2.86)
Finally, using the equation 2.79, the result is:
ENCw =
e
e
CT
s
v2nw
8Tp
(2.87)
The above relationship shows that the ENC due to series white noise
increases linearly with the total capacitance shunting the amplifier input
and decreases with the square root of the peaking time.
The contribution of the flicker noise can be written as:
v2nf =
Kf
CoxWL
1
f
=
Af
f
(2.88)
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Thus, the voltage produced at the CSA output becomes:
v2nf,CSA =
Af
f
    CTCf
    2 (2.89)
Following the same procedures done for the white series noise, the final
result is:
ENCf =
e
e
CT
r
Af
2
(2.90)
Therefore, the equivalent noise charge due to flicker noise is propor-
tional to the total input capacitance (as for the white series noise), but it is
independent of the peaking time.
The last evaluation regards the parallel noise. At the output of the CSA,
the noise due to the current generator i2n is given by:
v2ni,CSA = i
2
n
     1j!Cf
    2 = ✓ in!Cf
◆2
(2.91)
Processing the noise with the shaper transfer function, the result leads
to:
ENCi =
e
e
s
i2n
8
Tp (2.92)
The above equation reveals that the effect of the parallel noise is inde-
pendent of the input capacitance and is proportional to the square root of
the peaking time. Finally, the total output noise introduced with equation
2.9 is obtained by summing up the squares of all contributions:
ENC =
q
ENC2w + ENC
2
f + ENC
2
i =
e
e
vuutC2T
 
v2nw
8Tp
+
Af
2
!
+
i2n
8
Tp
(2.93)
Considering that the peaking time weights in opposite ways white se-
ries and parallel noise, an optimal Tp can be found solving the following
equation:
@ENC2
@Tp
=
e2
8e2
 
 v2nw C
2
T
T 2p
+ i2n
!
= 0 =) Tp.opt = vnwin
CT (2.94)
Figure 2.22 reports the ENC versus peaking time for a system with the
following parameters:
• CT = 1pF
• v2nw = 10
 17V2/Hz
• Af = 10
 12V2
• i2n = 10
 24A2/Hz
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It can be seen that the minimum noise is actually achieved at the inter-
section between the series and parallel noise curves.
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Figure 2.22: ENC versus peaking time Tp.
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As introduced in section 1.4, the readout ASIC designed to serve the double-
sided micro strip silicon sensors of the PANDAMicro Vertex Detector is
named PASTA (PANDAStrip ASIC). Among the many challenges in devel-
oping PASTA, one of the most important and characteristic for the PANDA
experiment is the demand for a triggerless data acquisition system [65]. In
order to provide accurate measurements of both time stamp and charge, a
time-based approach has been chosen [66]. The charge information is ex-
trapolated using the Time over Threshold (ToT) technique. The time spent
over threshold by the amplifier output is in general proportional to the
magnitude of the input signal. Therefore, by measuring the duration of
the comparator response, one can extract the information about the input
charge [67-70]. The ToT technique offers several advantages with respect
to a more standard amplitude measurement. In fact, it has no limitation
from the point of view of the voltage dynamic range since a time measure-
ment is still possible even in presence of large signals saturating the front-
end amplifier. Moreover, it is possible to benefit from the excellent results
achieved by the Time of Flight for Positron Electron Tomography (TOFPET)
ASIC [63], a chip developed for medical physics applications, that inspired
the measurement concept and served as the starting point for the design of
the Time to Digital Converter (TDC) performing the time measurements in
PASTA. The chip measurement concept is shown shown in figure 3.1.
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Figure 3.1: PASTA measuring concept (inspired by TOFPET). Image adapted
from [2].
Points in time are measured based on two leading-edge discriminator
outputs. The first one is aimed to resolve the beginning of the signal pulse
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Figure 3.2: PANDAStrip ASIC building blocks.
precisely and its branch is consequently associated with the name time. A
second discriminator measures the second point on the falling edge to get
the pulse length information corresponding to the deposited charge, and
since the extracted ToT contributes to energy-loss measurement used for
particle identification it is named energy branch. Because the falling edge of
the pulse is much slower than the rising edge, it generates a higher jitter on
the time-stamp, therefore another discriminator with a higher threshold is
used. PASTA is divided into four major parts (see figure 3.2):
• Analog Front-End Amplifier (section 3.1)
• Analog Time to Digital Converter (section 3.2)
• Digital Blocks (section 3.3)
Besides the main blocks, further auxiliary circuitry exists:
• Calibration Circuit, generating test pulses with a configurable am-
plitude with the possibility to have only one channel triggered at the
time.
• I/O Drivers, transforming incoming and outgoing signals from/to
LVDS standard.
• Bias Cells, providing the necessary voltage levels for the analog com-
ponents.
The main topic of this thesis is the description of the PASTA front-end
amplifier architecture, thus just a broad overviewwill be given for the other
blocks. The performance of the chip will instead be described in chapter 4
making a comparison between simulations and data.
3.1 PASTA Front-End Amplifier
The main design goals of the PASTA front-end amplifier regards a linear
relationship between the signals length and the input charge, low electronic
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Preamplifier Current Buffer
ToT 
Stage
Hysteresis 
Comparator
Figure 3.3: PASTA front-end amplifier building blocks.
noise, and low power consumption. The amplifier can be sub-divided into
four main blocks, which are also shown in figure 3.3:
• Preamplifier, providing a first amplification of the small signals com-
ing from both n- and p-type strips.
• Current Buffer, enhancing the charge amplification and offering the
proper impedance matching between the two main stages.
• ToT Stage, improving the linearity of the system.
• Hysteresis Comparator, setting the thresholds for the time and en-
ergy branches.
3.1.1 Preamplifier
The first stage of the PASTA front-end amplifier is the preamplifier (shown
in figure 3.4). It can be divided into three main blocks that will be studied
separately: the charge sensitive amplifier (CSA), the active feedback net-
work, and the peaking time adjuster stage. This is the stage providing a
first amplification of the small input signals coming from the micro strips.
An important requirement is that the amplifier does not saturate, otherwise
undesired voltage variations would occur in the node providing the direct
connection to the sensor. Two different feedback networks have been im-
plemented in order to allow the processing of signals coming from both
n-type and p-type strips. Through a series of switches driven by the digital
global controller, it is thus possible to select the proper configuration.
Iin
p-network
n-network
CSA PTA
Cd
Cz
Figure 3.4: Preamplifier stage building blocks. The feedback capacitance Cf is
not indicated because it is contained within the CSA.
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M5
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M8
M9
Vout
Vdd
Vin
Cf
Figure 3.5: Charge sensitive amplifier of the PASTA preamplifier stage.
3.1.1.1 Charge Sensitive Amplifier
The CSA designed for the PASTA front-end amplifier is a telescopic cas-
code amplifier (M1-M4) with split bias current (M5-M6) [64] ending with a
source follower output stage (M7-M9) working as a buffer (see figure 3.5).
The transconductance of the cascode is basically given by the one of the
input transistor and the load is provided by the parallel combination of
the output resistance of the two cascode stages. In a first approximation,
a cascode can therefore be represented with the same small signal equiv-
alent circuit describing a common source amplifier, with gm given by the
transconductance of the input transistor and load resistor RL by the paral-
lel combination of the cascode resistances. The gain can hence be written
as:
Av =  gm1RL =  gm1 (r0casN //r0casP ) (3.1)
It can be proven that r0casN = r01 + r02 + (gm2 + gmb2) r01r02 [64] (the
same is of course true for rcasP ), thus the above equation becomes:
Av =  gm1 [r01 + r02 + (gm2 + gmb2) r01r02]//[r03 + r04 + (gm3 + gmb3) r03r04]
(3.2)
The further bias branch built byM5-M6 allows for a better optimization
of the cascode amplifier for low power operation. In fact, the main branch
powers the cascode devices with only a fraction of the total current, while
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Iin CT
Cf
RL CLgm1vin
vout1
1 · vout1Rf Rf
Figure 3.6: Small signal equivalent circuit of the PASTA CSA. The resistor Rf
represents the equivalent impedance provided by the active feedback network,
RL and CL are the equivalent load impedance and capacitance respectively, and
vout1 is the output voltage of the first stage.
most of the bias current is delivered to the input transistor by the additional
branch.
It is important to observe that in the schematic of figure 3.5 the feed-
back capacitance is connected between the input node of the CSA and the
output of the first stage. This design choice stems from the study of the
small equivalent circuit of the CSA shown in figure 3.6. The total transfer
function is:
T (s) =
 
gm1   sCf
 
RLRf
s2RfRLC
2
1 + s
⇥
RL
 
Cf + CL
 
+Rf
 
CT + Cf
 
+AvRfCf
⇤
+ 1
(3.3)
where
C21 = 2C
2
f + CfCL + CTCf + CLCT (3.4)
In general, the coefficient of s is dominated by the term multiplying the
DC voltage gain Av, thus a more simplified version of the transfer function
can be written as:
T (s) ⇡
 
gm1   sCf
 
RLRf
s2RLRfC
2
1 + sAvRfCf + 1
(3.5)
Assuming that the two poles are real and well separated in frequency,
the denominator of the above expression can be written as:
(1 + s⌧1) (1 + s⌧2) = s
2⌧1⌧2 + s (⌧1 + ⌧2) + 1 ⇡ s2⌧1⌧2 + s⌧1 + 1 (3.6)
where the assumption ⌧1   ⌧2 has been made. Comparing the above
relationship with the simplified transfer function the result is:
8<:⌧1 = AvRfCf  ! !1 =  
1
⌧1
= 1gm1RLRfCf
⌧2 =  RLRfC
2
1
AvRfCf
 ! !2 =   1⌧2 ⇡
gm1Cf
CT (CL+Cf)
(3.7)
where the last approximation derives from the assumptionCT   CL, Cf .
Considering that the two dominant poles are those corresponding to the in-
put and the output of the first stage, connecting the feedback capacitance
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between those two nodes offers a better stability with respect to an architec-
ture where it would be connected between the gate of the input transistor
and the output of the source follower stage.
3.1.1.2 Active Feedback Network
As discussed in section 2.2.4, the pole-zero cancellation in a standard front-
end amplifier is obtained through a resistor Rz connected in parallel to the
capacitance Cz at the output of the CSA so that RfCf = RzCz , where Rf
is the impedance providing the DC feedback path. In the PASTA pream-
plifier, the pole-zero cancellation is achieved using active components as
shown in figure 3.7, but in this case it is not straightforward to see that such
a network actually provides the desired effects. To verify that the active
network is performing the pole-zero cancellation, it is necessary to evalu-
ate the equivalent impedances (Rf )eq and (Rz)eq. The first is the resistance
seen between the input and the output nodes of the CSA and, in the case
of the p-strips configuration, it can be evaluated considering the following
steps:
1. The CSA is a transimpedance amplifier, so the input current Iin is
converted into a voltage value VCSA.
2. VCSA is turned back into a current equal to gmp1VCSA byMp1.
3. The current is converted into a voltage byMp2.
4. Finally the voltage becomes a current equal to VCSAgmp1
gmp3
gmp2
⌘ Iin
The final expression obtained is:
(Rf )eq =
VCSA
Iin
=
1
gmp1
✓
gmp2
gmp3
◆
(3.8)
Following similar steps, (Rz)eq is given by:
(Rz)eq =
VCSA
Iout
=
1
gmp1
✓
gmp2
gmp4
◆
(3.9)
The above equations show that the pole-zero cancellation is achieved
by a proper sizing of the transistors building the feedback network. In fact,
considering that the transconductance of a MOS transistor is proportional
to its aspect ratio W/L (where W and L indicate the width and the length
of the MOSFET gate respectively) the following condition can be easily sat-
isfied:
(Rf )eq
(Rz)eq
=
gmp4
gmp3
=
 
W
L
 
p4 
W
L
 
p3
=
Cz
Cf
(3.10)
This result is verified looking at the DC operating points from the sim-
ulations shown in table 3.1. Considering that
Cz = 20 · Cf = 20 · 200 fF (3.11)
the result is:
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Iin
CSA PTA
Cd
Mp1
Mp2Mp3
Mp4
MBp
Cz
Vdd
(a) p-strips configuration
Iin
CSA PTA
Cd
Cz
Vdd
Vdd
Mn1
Mn2Mn3
Mn4
MBn
(b) n-strips configuration
Figure 3.7: PASTA preamplifier acrive feedback network. The transistors la-
belledMBp,n provide the DC current according to the configuration used.
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Table 3.1: Relevant DC operating points of the active feedback network of the
preamplifier stage (p-strips configuration).
Parameter Value
gmp3 1.37µS
gmp4 26.34µS
⌧f =
Cf
gmp3
= 146.20 ns (3.12)
⌧z =
Cz
gmp4
= 151.84 ns (3.13)
so the two time constants can be considered equal within an error in the
order of ⇠ 4%.
Vdd
Mn1
Mn2
Mn3
Mn4 Mn5
Mp1
Mp2
Mp3
Mp4
Cn1
Cn2
Cp2
Cp1
VddIN OUT
Figure 3.8: Peaking time adjuster stage of the preamplifier stage.
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3.1.1.3 Peaking Time Adjuster
The output stage of the preamplifier is the peaking time adjuster shown in
figure 3.8. The reason for this name is that it was introduced to increase the
peaking time of the signal to improve the performance in terms of equiva-
lent noise charge (ENC) in an irradiated regime [62]. The expected radia-
tion field is going to affect all active electronic components inside the MVD
in different ways. Naturally, a higher susceptibility to these effects can be
found in analog circuitry with high sensitivity or high gain factors. The sen-
sors and the preamplifier stages of the front-ends are such elements. The
calculated ENC for different irradiation scenarios is reported in figure 3.9.
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Figure 3.9: Expected equivalent noise charge under different irradiation scenar-
ios. Images from [62].
Without this stage, the peaking time of the front-end amplifier is in the
order of O (10 ns), while introducing these networks it moves towards val-
ues of O (50 ns) guaranteeing better performance in case of irradiation.
Besides the discussed motivations, this stage provides further voltage
amplification exploiting the gm-boosting technique [64] that will be explained
into more detail in the next section in the description of the current buffer.
Since the preamplifier aims at being the only stage dealing with the dual
polarity of the input signals, the output current must flow in the same di-
rection for both p- and n-configurations. In fact, in the schematic can be
observed that in the n-network the output stage is a pMOS current mirror
matching the flowing direction of the current coming from the p-network.
To understand the effects of this stage, it is better to study the two different
networks separately. The n-network is shown in figure 3.10.
To simplify the study, it is helpful to split the circuit into two different
parts:
• The output transistor of the pMOS current mirrorMn5 delivering the
current Iout = gmn5vsgn5
• The network comprised ofMn1  Mn4
The small equivalent circuit for the above mentioned network is shown
in figure 3.11. The nodal equations to solve are the following:
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Figure 3.10: The n-network of the peaking time adjuster stage.
8>><>>:
gmn4v
0
out + gmn2
 
vgn2   vin
 
+ v
0
out vin
r0n2
= 0 
vgn2   vin
 
sC1n + gmn1vin + vgn2
⇣
1
r0n1//r0n3
+ sCn2
⌘
= 0
Iin +
vin
Rin
  gmn2
 
vgn2   vin
 
+ vin v
0
out
r0n2
+
 
vin   vgn2
 
sC1n = 0
(3.14)
where vsgn5 ⌘ v0out is the output voltage of the Mn1  Mn4 stage. The
complete solution of such a system is a complicated expression from which
it is impossible to get immediate information. However, to a first approx-
imation, it is possible to consider only the most dominant terms, i.e. the
Iin
r0n2 Cn1 Cn21/gmn4
r0n1//r0n3
gmVgs|n2 gmVgs|n1
Rin
Figure 3.11: Small signal equivalent circuit of theMn1 Mn4 stage of the peaking
time adjuster n-network.
3.1. PASTA Front-End Amplifier 71
ones multiplied by "gmr0"-type factors. The terms to take into account are
the following:
• gmn2r0n2Rin (1 + gm1rn1n3 + srn1n3Cn2) (numerator)
• gmn1rn1n3RinsCn1
⇣
1 + s Cn2gmn1
⌘
(1 + gmn4r0n2) (denominator)
• gmn2gmn4r0n2Rin (1 + gmn1rn1n3 + srn1n3Cn2) (denominator)
Performing a DC simulation of the p-network of the peaking time ad-
juster stage, the operating points of the involved devices can be used to
estimate the value of some terms of the above expressions. In particular,
the most useful to make some approximation are reported in table 3.2.
Table 3.2: Relevant DC operating points of the n-network of the peaking time
adjuster stage.
Parameter Value
gmn1 731µS
gmn4 42µS
rn1n3 59 k⌦
r0n2 53M⌦
where rn1n3 ⌘ r0n1 // r0n3. According to these results, some approxima-
tions can be made:
gmn1rn1n3 ⇡ 44 =) 1 + gmn1rn1n3 ⇡ gmn1rn1n3 (3.15)
gmn4r0n2 ⇡ 2206 =) 1 + gmn4r0n2 ⇡ gmn4r0n2 (3.16)
Hence, the approximated version of the solution of the system of equa-
tions (3.14) is:
v0out
Iin
⇡   (((
((((
(((gmn1gmn2rn1n3r02Rin
XXXXXX
⇣
1 + s Cn2gmn1
⌘
((((
((((
((
gmn1gmn2rn1n3r02Rin
XXXXXX
⇣
1 + s Cn2gmn1
⌘
gmn4
⇣
1 + s Cn1gmn2
⌘ (3.17)
The final expression of the current gain of the stage is obtained using
the relationship Iout = gmn5v
0
out yielding to:
Iout
Iin
=  gmn5
gmn4
1
1 + s⌧n
(3.18)
with ⌧n = C1n/gmn2. From the above expression it might seem that the
capacitance Cn2 plays no role in the transfer function of the circuit, but this
is mainly due to the approximations made. In fact, the actual position of
zero (without any approximation of the numerator) of the transfer function
is not
sz =  gmn1Cn2
(3.19)
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but
sz =   gmn1gmn2r0n2Cn1 + gmn2r0n2Cn2
(3.20)
Hence, in the case Cn2 = 0, the transfer function would be:
Iout
Iin
⇡  gmn5
gmn4
1 + s⌧z
1 + s⌧n
(3.21)
with ⌧z = ⌧n/gmn1r0n2. Therefore, it can be deduced that the capac-
itance C2n acts as stabilizing component through a pole-zero cancellation
compensation.
The p-network of the peaking time adjuster and its small signal equiva-
lent circuit are shown in figure 3.12.
Mp1
Mp2
Mp3
Mp4
Cp2
Cp1
Vdd
IN
OUT
(a) Schematic
r0p1//r0p3
r0p2 r0p4
Cp1
Cp2gmVgs|p1
gmVgs|p2 Iin
Rout
(b) Small signal equivalent circuit
Figure 3.12: Input stage of the PASTA current buffer stage.
The corresponding equations are:
8>><>>:
gmp1vin + vgp2
⇣
1
r0p1//r0p3
+ sCp2
⌘
+
 
vgp2   vin
 
sCp1 = 0
gmp2
 
vin   vgp2
 
+
 
vin   vgp2
 
sCp1 +
vin vout
r0p2
+ vinr0p4 = Iin
 gmp2
 
vin   vgp2
 
+ vout vinr0p2 +
vout
Rout
= 0
(3.22)
In this case, the role of the input is played byMp4 through its equivalent
impedance r0p4, but the output resistance Rout must be taken into account
with respect to the previous case where it was given by 1/gmn4. Again, for
the sake of simplicity, only the most dominant term of the obtained result
will be reported:
vout
Iin
⇡ (((((
((((
((
gmp1gmp2rp1p3r0p2r0p4Rout
XXXXXX
⇣
1 + s
Cp2
gmp1
⌘
((((
((((
(((gmp1gmp2rp1p3r0p2r0p4
XXXXXX
⇣
1 + s
Cp2
gmp1
⌘⇣
1 + s
Cp1
gmp2
⌘ ⇡ Rout
1 + s
Cp1
gmp2
(3.23)
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This time, the relationship utilized to get the current gain is Iout =
vout/Rout and the final result is:
Iout
Iin
⇡ 1
1 + s⌧p
(3.24)
with ⌧p = Cp1/gmp2. Even in this case, the capacitance Cp2 increases the
output signal stability through a pole-zero compensation effect.
The results obtained studying the implemented architectures show that
the only difference between the n- and the p-network is the DC gain. In
particular, in the case of the n-network the factor gmn5/gmn4 reduces the
amplitude of the signal by a factor of ⇠ 0.7 since the aspect ratio of the two
transistors is:  
W
L
 
Mn4 
W
L
 
Mn5
=
2
3
(3.25)
This architectural choice has been adopted to reduce the noise contribu-
tion of the current mirror.
3.1.2 Current Buffer
The second stage of the PASTA front-end amplifier is a current buffer (shown
in figure 3.13).
Vdd
M1
M2
M3
M4
M5
M6
M7
C1
C2
IN
OUT
Figure 3.13: Current buffer stage of the PASTA front-end amplifier.
It has two main purposes: produce a further current (and thus charge)
amplification besides the one given by the pole-zero cancellation network,
and provide the correct impedance between the two amplification stages.
This two goals are achieved with the previously mentioned gm-boosting
technique. To understand the principle of such an approach, it is helpful to
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start from the easiest architecture for a current buffer: a current mirror. It
can be shown that:
Rin ⇡ 1gm,in
(3.26)
Rout ⇡ r0,out (3.27)
whereRin andRout are respectively the input and the output resistances
of the current mirror, gm,in is the transconductance of the input transistor
(the one with the diode-connection), and r0,out is the equivalent impedance
of the output transistor. An ideal current amplifier has null input and in-
finite output impedance, thus the goal is to get as close as possible to this
situation. This is achieved with the schematic presented in figure 3.14.
Min
Mout
Mcas
Ai
Ao
Vref,in
Vref,out
IN
OUT
Figure 3.14: Example of current mirror with gm-boosting technique.
To simplify the study, the input and the output stage are treated sep-
arately. Figure 3.15 shows the small signal equivalent circuit of the input
stage of the architecture shown in figure 3.14.
r0,inAivx vx
Ix
gmVgs|in
Figure 3.15: Small signal equivalent circuit of the input stage of the schematic
shown in figure 3.14.
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vx
Ix
 Aovd,out r0cas
r0,out
gmVgs|cas gmbVbs|cas
Figure 3.16: Small signal equivalent circuit of the output stage of the schematic
shown in figure 3.14.
The input impedance can be calculated solving the following equation:
Aigm,invin+
vin
r0,in
= Iin =) Rin = vinIin
=
1
Aigm,in +
1
r0,in
⇡ 1
Aigm,in
(3.28)
where the assumption Aigm,inr0,in   1 has been used to obtain the
rightmost expression. Figure 3.16 shows the small signal equivalent circuit
of the output and its nodal equations are:
(
Iout = gmcas
  Aovd,out   vd,out   gmbcasvd,out + vout vd,outr0cas
Iout =
vd,out
r0,out
(3.29)
Solving the above equations yields to the following result:
Rout =
vout
Iout
= rcas,out +Aogmcasr0,outr0cas (3.30)
where rcas,out = r0,out + r0cas + (gmcas + gmbcas) r0,outr0cas is the already
mentioned output impedance of a cascoded common source amplifier. In
both cases, it is interesting to observe that the effect of the amplifiers is to
increase ("boost") the transconductance of the transistor building the net-
work, hence the name of the technique. In the practical implementation,
Ai and Ao are common source amplifiers. To prove that the implemented
architecture has the same characteristics studied so far, the procedure is the
same followed in the example. The first step is to study the input stage
shown in figure 3.17 together with its small signal equivalent circuit. The
system of equations to solve is the following:
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Figure 3.17: Input stage of the PASTA current buffer stage.
8<: gm1v
0
out +
vx
r01
+
 
vx   v0out
  ⇣
1
r02
+ sC1
⌘
= Ix 
v0out   vx
  ⇣
1
r02
+ sC1
⌘
+ v
0
out
r03
= 0
(3.31)
where v0out is the output voltage of the input stage. The result of the
above system of equations is:
Rin =
vx
Ix
=
r01 (r02 + r03 + sr02r03C1)
r02 + r03 + sr02r03C1 + r01 (1 + gm1r03) (1 + sr02C1)
(3.32)
Using the high gain hypothesis, the expression of Rin becomes:
Rin ⇡ 1Aigm1
(3.33)
where
Ai =
r03
r02 + r03
1 + s⌧1
1 + s⌧2
(3.34)
(3.35)
and
(
⌧1 = r02C1
⌧2 = (r02 // r03)C1
(3.36)
To evaluate the output resistance, the circuit to study is shown in figure
3.18 where, this time, the current Ix is forced into the output node.
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vx
Ix
(b) Small signal equivalent circuit
Figure 3.18: Output stage of the PASTA current buffer stage.
The small signal equivalent circuit has the following nodal equations:
8>><>>:
gm6
 
vg6   vg5
 
+
vx vg5
r06
= Ix
 gm6
 
vg6   vg5
 
+
vg5 vx
r06
+ Ix +
vg5
r04
+
 
vg5   vg6
 
sC2 = 0
gm5vg5 +
vg6
r05//r07
+
 
vg6   vg5
 
sC2 = 0
(3.37)
With the usual approximation gmr0   1, the solution to the above sys-
tem is given by:
Rout =
vout
Ix
⇡ rcas46 +Aogm6r04r06
1 + s⌧4
(3.38)
where
rcas46 = r04 + r06 + gm6r04r06 (3.39)
Ao = gm5 (r05 // r07) (1 + s⌧3) (3.40)
(3.41)
and
(
⌧3 =
C2
gm6
⌧4 = gm5 (r05 // r07) r04C2
(3.42)
These results show that the implemented current buffer is working as
intended. In fact, the expression of Rin and Rout in the DC domain, i.e.
s = 0, obtained with the analysis of the circuit are the same observed with
the ideal network. The frequency dependent factors stem, of course, from
the presence of the capacitances C1 and C2, whose purpose is to further
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Figure 3.19: Time over threshold stage of the PASTA front-end amplifier.
increase the peaking time and the stability of the signal delivered to the
ToT stage.
3.1.3 ToT Stage
The time over threshold stage, shown in figure 3.19, is where the linear rela-
tionship between the length of the signals and the input charge is achieved.
It can be divided into two blocks: a differential amplifier with a feedback
network formed by a capacitance and a constant current source, and a base-
line holder.
3.1.3.1 ToT Amplifier
The amplifier is a simple integrator obtained by connecting a capacitor
Cf,ToT in the feedback loop of a high-gain amplifier. The current pulse com-
ing from the current buffer is integrated on Cf,ToT , which is discharged by
a constant feedback current If,ToT . The time needed to remove the charge
is given by:
T =
Qin,ToT
If,ToT
(3.43)
where Qin,ToT is the charge at the output of the current buffer. The out-
put signal has a triangular shape and the time over threshold is linearly
proportional to the input charge. It is important to notice that the ToT is
independent on the value of Cf,ToT . The ratio between If,ToT and Cf , T oT
defines the slope of the triangular signal when it returns to the baseline. The
peak amplitude is given by Qin,ToT , therefore if Cf,ToT is halved, both the
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Figure 3.20: Example of cross-talk between neighbouring channels.
slope and the peak amplitude are doubled, and the time needed to return
below threshold is unchanged. Another interesting feature of ToT systems
is that the core amplifier can saturate without automatically compromising
the linearity of the measurement. In fact, when the amplifier saturates, its
DC gain drops. The virtual ground approximation is not valid and the ex-
tra charge is integrated on the amplifier input node. This charge is however
removed by the feedback current, so equation (3.43) still holds. The linear-
ity of the measurement is affected if the voltage swing at the input is high
enough to push the transistors that are used in the constant current gener-
ator out of their desired working region. The lower the amplifier gain, the
higher the swing of the input voltage will be, coupling part of the signal to
the neighbours and generating cross-talk. This situation is sketched in fig-
ure 3.20. In the figure, Cgnd represents the portion of the input capacitance
that can be referred to the signal groundwhileCM is themutual capacitance
coupling between the two stages.
To reduce the voltage swing occurring at the input of the ToT amplifier,
the input capacitance Cin,ToT has been introduced. Its effect can be under-
stood observing the following equation:
dQin,ToT
dt
=
dVbl
dt
Cin,ToT (3.44)
So if dQin,ToT /dt = const, the bigger Cin,ToT the lower will be the base-
line fluctuation. The feedback current source is built using pMOS transis-
tors since they have a better radiation hardness [71]. This device is one of
the most important of the whole chain, in fact, when the amplifier satu-
rates, it must recharge the feedback capacitance Cf,ToT where the current
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Figure 3.21: ToT stage core amplifier.
is integrated. Therefore, the output linearity of the system depends on the
linear behaviour of this current source, thus on the possibility of the pMOS
transistors to work in their saturation region. For a better comprehension
of the above statements, it is helpful to consider the three operating regions
of the current generator:
1. Quiescent point
When no input occurs at this stage, the pMOS transistorMf1 acts like
a linear resistor providing the DC feedback path.
2. Vout,ToT < VDSf1,sat
In presence of low input charge, the output signal of the ToT Ampli-
fier is so small that Mf1 cannot work in its saturation region. In this
case,Mf1 acts like a non-linear resistor and as result the ToT measure
is proportional to the output signal amplitude (this issue will be dis-
cussed in the next chapter where the results of the CAD simulations
regarding the ToT (Qin) linearity will be presented).
3. Vout,ToT > VDSf1,sat
This is the correct working region of the current source. In fact, in this
case Mf1 is saturated and together with Mf2 forms a current mirror
providing the correct constant recharge current.
The architecture chosen to build the core amplifier of the ToT stage (see
figure 3.21) is the same used for the pixel sensors readout [72,73]. It can
be divided into two stages: a fully differential amplifier (M1-M4), and a
common source amplifier (M5-M8).
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Figure 3.22: Baseline holder core amplifier.
3.1.3.2 Baseline Holder
Together with the capacitance Cin,ToT at the input of the ToT amplifier,
the baseline fluctuations are reduced with a baseline holder. The imple-
mented architecture, shown in figure 3.22, is the same discussed in section
2.2.4.2 where a differential amplifier controls a pMOS transistor providing
the proper current to the input node. Observing the schematic, the role of
transistorsM9,M10 andM11 may not be immediate to understand. The first
transistor limits the voltage swing at the differential stage output, the last
two provide a high equivalent impedance to form a RC filter with the capac-
itance Cblh. The cut-off frequency of this filter must be as small as possible
to prevent the longest signals from being clipped by the leakage compensa-
tion circuit thus avoiding the introduction of non-linearities. For this reason
the equivalent impedance has been implemented with two pMOS transis-
tors with their gate and source shorted. The need for two devices is due
to the dual polarity of the variations occurring at the output of the differ-
ential stage: in case of negative variationsM11 acts as a high value resistor
andM10 becomes a diode connected transistor with consequent drop of its
equivalent impedance, while the two transistors exchange their role in case
of positive variations.
3.1.4 Hysteresis Comparator
The last stage of the PASTA front-end amplifier is a hysteresis compara-
tor [73,74]. The circuit, shown in figure 3.24 is a symmetrical operational
transconductance amplifier with a cross-coupled pair formed by M5 and
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V
tTime over Threshold
Figure 3.23: Threshold splitting as effect of the hysteresis. The comparator out-
put signal (orange) starts when the input signal (blue) crosses the higher thresh-
old (red) and ends when the input goes below the lower threshold (green).
M6 acting as load. By design, the aspect ratio of the cross-coupled transis-
tors is greater than that of the diode connected ones, thus a positive feed-
back is introduced and the comparator has a hysteresis. The effect of the
hysteresis is to split the trip points of the discriminator, which become dif-
ferent if the input signal is heading a positive or a negative edge (see figure
3.23), thus avoiding the risk of multiple commutations due to noise when
the signal is in proximity of the threshold.
The hysteresis mechanism can be understood by referring to figure 3.24.
Supposing that initially Vin+ is much smaller than Vin ,M1 is off and all the
bias current is taken by M2. M6 tries to mirror the current in M4 towards
Vout1, but sinceM1 is off it can not sink any current, henceM6 is driven into
the linear region, pulling Vout1 to Vdd. If Vin+ increases, M1 starts sinking
current andwhen it turns on, the voltage Vout1 is high, soM1 is in saturation
and M3 is off. M1 sinks its current from M6, which is in the linear region
and behaves as a resistor. As the current inM1 increases, the current inM2
decreases and the resistance of M6 increases. When the current required
by M1 becomes greater than the one which can be provided by M6, M1 is
driven in linear region and Vout1 decreases sharply, making the comparator
quickly flip. All the bias current is now taken by M1 and mirrored by M5.
However, M2 can not receive the current from M5, which is driven in the
linear region, pulling Vout2 to Vdd. At the switching point, the following set
of conditions must be verified:
8>>>><>>>>:
I1 = I6
I2 = I4
I6 = kI4 = kI2
IB = I1 + I2
(3.45)
Combining the above relationships, we can write I1 and I2 as a function
of the bias current and of the parameter k:
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Figure 3.24: Hysteresis comparator of the PASTA front-end amplifier.
I1 =
k
k + 1
IB (3.46)
I2 =
1
k + 1
IB (3.47)
The current inM1 is greater than the one inM2, so at the trip point vgs1
must be greater than vgs2 and the comparator flips for vgs1   vgs2 =  V >
0. All the quantities in equation (3.48) are known, so vgs1 and vgs2 can be
computed. When the voltage at the gate ofM1 swings back towards a low
value, the role of M1 and M2 are exchanged, so the comparator switches
again when:
I1 =
1
k + 1
IB (3.48)
I2 =
k
k + 1
IB (3.49)
Therefore, the circuit flips in the negative direction for vgs1   vgs2 =
  V . An important point is that when hysteresis is used, the baseline of
the circuit driving the comparator must be below the lower threshold, oth-
erwise the comparator does not return to the zero state when the signal is
over, but keeps memory of the previous transition. To minimize the power
consumption, the comparator should be used so that at the quiescent state
the gate of M1 is lower than the one of M2. In fact, the current of M1 is
mirrored byM3 andM7 and fed to the diode connected loadM8. Hence, if
at the quiescent pointM1 drives current, so does the branch formed byM7
andM8, increasing significantly the power consumption of the circuit.
In the PASTA front-end amplifier, the threshold is provided with a dif-
ferential scheme to further improve the noise immunity. The single ended
signal coming from the current buffer is converted into a differential one
by the low gain differential amplifier. The second stage is formed only by
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nMOS transistors and has approximately unity gain. MTH3 andMTH4 be-
have as source followers, and set the threshold to the discriminator. De-
sign examples of discriminators employing differential stages with cross-
coupled loads can be found for instance in [75,76].
3.2 Analog Time to Digital Converter
The measurement concept of the PASTA time to digital converter is shown
in figure 3.25.
tTAC
tcoarse
Figure 3.25: Measurement principle of the PASTA time to digital converter.
The time measurements can be divided into two steps: coarse and fine
times. The coarse time is a time stamp generated with the ASIC internal
counter incremented by the clock, hence its resolution is 6.25 ns since the
nominal clock frequency is 160MHz. The second step is to measure the
time tTAC which, in the default configuration, is given by the difference
between the time at which the hysteresis comparator of the front-end am-
plifier fires and the first positive edge of the clock after either a positive or
negative transition. Therefore, tTAC can assumes values within a certain
range. To evaluate this range, two boundary cases must be taken into ac-
count: a discriminator signal occurring right before a negative edge of the
clock set the minimum value tTAC,min = 0.5 · Tclk, while if the front-end
output starts right after a negative edge of the clock the maximum value is
fixed at tTAC,min = 1.5 · Tclk (see figure 3.26). To achieve a higher resolution
of up to 50 ps, the time tTAC is measured with a time to digital converter.
Asmentioned in the introduction of this chapter, the TDC of PASTAwas
adapted from a pre-existing chip. However, several changes were made in
order to meet the different requirements of the two ASICs. The most signif-
icant new aspect is the change of CMOS technology from 130 nm to 110 nm.
Additionally, a tighter constraint on the total area of the chip with respect
to the TOFPET ASIC made a redesign of the analog circuit necessary. The
analog part of the implemented TDC is a low-power and compact struc-
ture offering a high time precision. Figure 3.27 (a) shows the simple blocks
building the analog interpolator: a current source providing two different
currents, a Time to Amplitude Converter (TAC), and a latched comparator.
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tTAC,max
tTAC,min
Figure 3.26: Estimation of the range of tTAC.
Current Source
Time to Amplitude
Converter Latched Comparator
(a) Analog TDC architecture.
tTAC tTDC
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(b) Working principle.
Figure 3.27: Analog TDC architecture and working principle. In case an event
occurs, the switch 1 is closed. This status is maintained while a signal is issued
which is synchronous to the clock and has a configurable delay up to three clock
cycles. The current ITAC discharges the capacitance CTAC and thus the voltage
VTAC drops. When the local controller is ready for further operation, the switch
2 is closed and the collected charge is shared to CTDC. During the last step, the
switch 3 is closed and the current ITDC recharges the capacitance increasing the
voltage VTDC. Images adapted from [2].
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In the current design, each channel is provided with four different TACs
tominimize the risk ofmissed events. Only one of them is active at the same
time and the selection is performed by the digital local controller. It also
controls the switches, named from 1 to 3, whenever triggered by the front-
end amplifier outputs. An interpolation factor of 128 is achieved through a
proper choice of the values of the currents and the capacitances according
to the following formulae:
CTDC = 4 · CTAC (3.50)
ITDC =
1
32
· ITAC (3.51)
VTDC = VTAC () ITDC · tTDCCTDC
=
ITAC · tTAC
CTAC
(3.52)
and from (3.50), (3.51), and (3.52) it is obtained:
tTDC = 128 · tTAC (3.53)
The values of ITDC and ITAC are precisely controlled by a built-in Digital
to Analog Converter (DAC) in the current source stage. Considering a chip
clock frequency of 160MHz, the resulting time bin width is ⇠ 50 ps.
3.3 Digital Blocks
The digital logic of PASTA contains two main blocks: a local and a global
controller [2]. The global controller is quite similar to the one designed
for the TOFPET chip, while the local TDC controller has been strongly im-
proved. By redesigning the structure from scratch, it was possible to op-
timize the logic keeping only the desired functionalities and getting rid of
unnecessary parts. A major improvement is due to a new concept of the
control of the TAC and TDC charging operation. In TOFPET, each of the
four TACs had a complete module responsible for the operations described
in Figure 3.27. However, only one TAC branch is active at a time, so an
implementation with one control block removes this redundancy. Internal
status flags for each TAC branch are used to select the next free slot. An-
other important modification is related to the location where time-stamp
data is buffered. In the older version this was done in the local controller,
while in PASTA the registers are placed in the global controller yielding
compactness of the TDC controller and therefore speed up the behavioural
simulations. This re-optimization of the logic allowed a shrinking in the
order of 80% (see figure 3.28) and a significant reduction of the power con-
sumption with the same magnitude.
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However, themost important implementation regards radiation-hardness
in both digital blocks. In particular, two different kinds of Single Event Up-
set (SEU) protection had been introduced: Triple Modular Redundancy and
Hamming encoding [77]. The first is used to protect single bit registers like
the internal trigger based on the output signals of the front-end amplifier,
while the second is used for multiple bit registers like stored configuration
or the central clock counters. With these two methods, all operation-critical
registers have been protected to prevent undesired freezes in operation.
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Simulations
The analog electronics designer’s best friend is, apart from his skills, the
electronic design automation (EDA) software. The one used for the simu-
lations of the PASTA front-end amplifier is probably most popular among
the experts: Cadence Design System. In particular, the features extensively
used are: Virtuoso Schematic Editor, providing a complete design environ-
ment with well defined component libraries and the possibility to create
new ones; and Virtuoso Analog Design Environment (ADE), allowing all
kind of simulations on the designed schematic, from the parametric anal-
ysis to the Monte Carlo simulations, in order to thoroughly understand
the circuit behaviour. As stated in chapter 3, the main design goals of the
PASTA front-end amplifier regards a linear relationship between the signal
length and the input charge, low electronic noise, and low power consump-
tion. Nevertheless, other important studies have been performed to have a
better comprehension of the overall performance of the chip and those will
be the subject of this chapter.
4.1 Linearity
The results of the simulations to estimate the linearity of the PASTA front-
end amplifier are shown in figure 4.1. The parameters of the simulations
are:
• detector capacitance Cd = 20pF
• ToT amplifier feedback current If,ToT ⇡ 500 nA
• effective hysteresis comparator threshold Vth ⇡ 16mV
The value of the detector capacitance has been chosen to approximate
the measured 17 pF for the long strips. The default value of the ToT am-
plifier feedback current stems from studies regarding the trade-off between
the linearity and the output signal amplitude. In fact, as discussed in sec-
tion 3.1.3.1 for low signals the transistor
 
Mf1
 
ToT
cannot work in its satu-
ration region thus acting like a non-linear resistor worsening the linearity
of the system (as can be observed from the simulations presented in figure
4.1). The threshold set with the hysteresis comparator is the minimum al-
lowed. The reason for that has been discussed in section 3.1.4. For lower
values of the threshold, the splitting of the comparator tripping points in-
troduced by the hysteresis would cause the lower threshold to go below the
baseline value.
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Figure 4.1: Time over threshold linearity in the input charge range of 1–40fC.
Since this is the result of a software simulation and not a real measure-
ment, to estimate the goodness of the fit a percentage error can be defined
as follows:
 % =Mean

ToTfit   ToTsim
ToTfit
 
(4.1)
Using the above relationship, the percentage errors for the two different
configurations are:
 %(p) = 2.27% (4.2)
 %(n) = 1.97% (4.3)
The main reason for this result is the non-linear behaviour of the ToT
amplifier for low charges discussed above. Considering the time-based
approach of the ASIC, gains of the front-end amplifier for the p- and n-
configurations can be expressed using the slope of the linear fit equation,
yielding to:
G(p) = 28.84 ns/fC (4.4)
G(n) = 22.43 ns/fC (4.5)
The difference between the two configurations will be explained in the
following section, where the charge amplification of the chain will be stud-
ied. An interesting observation regards the maximum time over thresh-
old since it determines the high-rate capability of the chip. The following
values can be obtained multiplying the gain for each configuration by the
maximum input charge Qmax = 40 fC:
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ToTmax(p) ⇡ 1150 ns (4.6)
ToTmax(n) ⇡ 900 ns (4.7)
giving a total busy time of the front-end stage <1.5µs corresponding
to a rate capability >600 kHz. However, the rate capability of the chip is
limited by two other bottlenecks: event processing in the TDC and the data
storage and transmission. The estimation of the ASIC rate capability has
been discussed in [2] and the results are summarized in table 4.1.
Table 4.1: The dead time and maximum rate caused by the three bottlenecks in
PASTA. Each one influences a different aspect of event rate, hence a comment
clarifies the impact. The numbers are given for full clock speed (160MHz) and
maximum transmission speed (combined 640Mbit/s). Table adapted from [2].
Rate limiting stage Time [µs] Rate [kHz] Comment
Front-end stage <1.5 <700 Product of the maximum ToT
for the input charge range
of 1 fC to 40 fC and the gain
of the front-end amplifier
(longest signals refer to the p-
strips configuration).
TDC 1200 <850 Product of the interpolation
factor of the analog TDC 128
and the maximum tTAC =
1.5 · Tclk
Data transmission 10 100 Maximum continuous event
rate per channel for all 64
channels. Higher rates lead
to event loss due to output
bandwidth limitations.
4.2 Charge Amplification
As mentioned in the introduction of chapter 3, one of the main advantage
offered by the time over threshold technique is the possibility to work with
a saturated amplifier. On the other hand, the amplitude of the output sig-
nals cannot be used as parameter to estimate the gain of the amplifier, hence
the charge amplification has been studied. By design, the theoretical values,
for p- and n-type strips respectively, should be:
Gamp,p =
Qout
Qin
=
QCSA
Qin
QCB
QCSA
= 20 · 10 = 200 (4.8)
Gamp,n =
Qout
Qin
=
QCSA
Qin
QPTA
QCSA
QCB
QPTA
= 20 · 0.67 · 10 = 133 (4.9)
where the factors stem from:
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• QCSAQin =
Cz
Cf
= 4 pF0.2 pF = 20
• QCBQCSA =
WM1
WM4
    
CB
= 150µm30µm = 10
• QPTA/QCSA ⇡ 0.67 in the n-configuration is due to the 2/3 aspect
ratio of the output current mirror of the n-network of the peaking
time adjuster stage (see 3.1.1.3)
A detailed study of the charge amplification of each block has been per-
formed and the results of the simulations are reported below.
1. Charge Sensitive Amplifier
As mentioned above, the amplification coming from the very first
stage is due to the ratio between the capacitance Cz at the output of
the charge sensitive amplifier and the CSA feedback capacitance Cf .
The result of the performed simulations is shown in figure 4.2.
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Figure 4.2: Charge amplification between the input and the output of the charge
sensitive amplifier.
It can be observed that the charge amplification is linear and slightly
higher for the n-configuration. In particular, the gains in charge given,
as in the linearity study, by the slope of the linear fit, are:
QCSA
Qin
(p) = 19.25 (4.10)
QCSA
Qin
(n) = 20.84 (4.11)
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2. Peaking Time Adjuster
The result of the simulations performed on this sub-stage of the PASTA
preamplifier are shown in figure 4.3.
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Figure 4.3: Charge amplification between the charge sensitive amplifier and the
peaking time adjuster.
In this case, the gain in the p-configuration is much higher, but this is
due to the already discussed 2/3 ratio between the transistors build-
ing the current mirror of the n-network of the peaking time adjuster.
The effect of this architectural choice can be noticed looking at the
slopes of the linear fits:
QPTA
QCSA
(p) = 1.00 (4.12)
QPTA
QCSA
(n) = 0.72 (4.13)
3. Current Buffer
The last stage where a charge amplification is expected is the current
buffer. The simulated performance of this stage are shown in figure
4.4.
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Figure 4.4: Charge amplification between the peaking time adjuster and the cur-
rent buffer.
In this case a non-linearity can be observed in the p-configuration for
high charges, while in the n-configuration the compression is much
less pronounced. The slopes of the linear fits in this case would not
give a reliable information on the charge amplification, hence the num-
ber of points considered for the fit has been reduced until an intercept
close to zero is reached. The results of this analysis are:
QCB
QPTA
(p) = 9.52 (4.14)
QCB
QPTA
(n) = 9.19 (4.15)
In both configurations, the slope of the fit is comparable with the ex-
pected value of 10 given by the main transistors of the current buffer.
4. ToT Stage
The time over threshold stage is not supposed to provide charge am-
plification. The results of the studies on this stage are reported in
figure 4.5
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Figure 4.5: Charge amplification between the current buffer and the ToT stage.
The plot shows the presence of a non-linearity in the p-configuration
for low charges. Hence, even in this case, a lower number of points
has been considered for the linear fit and the slopes obtained are the
following:
Qout
QCB
(p) = 1.04 (4.16)
Qout
QCB
(n) = 0.97 (4.17)
Finally, with the data collected with this analysis, the charge amplifica-
tion of the whole chain is shown in figure 4.6. The compression for high
charges introduced in the current buffer can be noticed especially for the p-
strips configuration. The reason for this difference is in the intrinsic charge
gain of this configuration with respect to its counterpart. In fact, the slopes
of the two linear fits (with a proper amount of points considered) are:
Qout
Qin
(p) = 190.31 (4.18)
Qout
Qin
(n) = 129.56 (4.19)
The ratio between the expected values Qamp,th and the one obtained
with the data analysis Qamp,data gives the following percentage errors:
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Figure 4.6: Charge amplification of the PASTA front-end amplifier.
Qamp,exp  Qamp,data
Qamp,exp
(p) = 4.85% (4.20)
Qamp,exp  Qamp,data
Qamp,exp
(n) = 2.59% (4.21)
4.3 Process Corners
The manufacturing process cannot guarantee an absolute precision of the
key parameters defining the characteristic of the transistors. Process cor-
ners represent the extremes of the variations occurring to these parameters.
A circuit running on devices fabricated at these process corners may run
slower or faster than specified and at lower or higher voltages, hence it is
necessary to simulate the behaviour of the chip under these extreme condi-
tions. The figure of merit chosen to estimate to characterize the front-end
amplifier is the linearity of the time over threshold with respect to the input
charge. Figure 4.7 shows the simulated performance of the PASTA front-
end amplifier in the condition where both pMOS and nMOS transistors are
faster than their nominal speed and the voltage power supply is Vdd = 1.3V
(100mV higher than the nominal value).
Two things can be noticed from the plot: a worsening of the linearity for
high charges and an increasing of the ToT gain (especially for the p-strips).
In particular, the percentage errors, calculated with (4.1), are:
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Figure 4.7: Time over threshold in the input charge range of 1 fC to 40 fC when
all the transistors are faster than their nominal speed.
 %,↵(p) = 6.98% (4.22)
 %,↵(n) = 3.53% (4.23)
while the gains:
G↵(p) = 32.10 ns/fC (4.24)
G↵(n) = 23.98 ns/fC (4.25)
yielding to:
ToTmax,↵(p) ⇡ 1300 ns (4.26)
ToTmax,↵(n) ⇡ 950 ns (4.27)
The same simulations have been performed in the condition of slower
devices and lower voltage power supply Vdd = 1.1V. The results are shown
in figure 4.8 and required the setting of a higher threshold since, with the
default settings the lower threshold of the hysteresis comparator was lower
than the baseline voltage. In this case, the gain is similar to the nominal
condition, but it can be noticed a much more pronounced worsening in the
linearity for low chargeswith respect to the standard situation. On the other
hand, the linearity improves for high charges and this is confirmed by the
following results:
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Figure 4.8: Time over threshold in the input charge range of 1 fC to 40 fC when
all the transistor are slower than their nominal speed.
 %,↵(p) = 3.29% (4.28)
 %,↵(n) = 3.11% (4.29)
The percentage errors are lower than the one estimated for the fast case,
meaning that the non-linearity observed for low charges is compensated by
the better behaviour for high charges. The time over threshold gains in this
case are:
Gss(p) = 28.07 ns/fC (4.30)
Gss(n) = 21.39 ns/fC (4.31)
leading to:
ToTmax,ss(p) ⇡ 1100 ns (4.32)
ToTmax,ss(n) ⇡ 850 ns (4.33)
4.4 Monte Carlo Simulations
During the manufacturing of integrated circuits, small random variations
occur in the characteristics of devices designed to be identical. These mis-
matches yield to unexpected behaviours of both analog and digital circuitry.
Since such variations affect differently each device, it is difficult to analyt-
ically predict their effect. Hence, a more sophisticated method is needed
and that is why one of the most useful tools to characterize an ASIC is rep-
resented by the Monte Carlo simulations. By analysing a large set of circuit
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(a) p-strips configuration
(b) n-strips configuration
Figure 4.9: Monte Carlo simulation (100 runs) of the PASTA front-end amplifier
response to an input charge Qin = 1 fC in presence of mismatch variations.
instantiations with randomly varied devices, it is possible to predict the
impact of mismatch variations and try to mitigate them with proper design
techniques. Figure 4.9 shows the shape variations occurring at the output
of the front-end amplifier when an input charge of 1 fC is injected.
Three figures of merit have been chosen to estimate the effects of the
mismatches between identically designed devices: the amplitude, the rms
noise, and the time over threshold.
1. Amplitude
Since the ToT amplifier does not saturate for low input charges, the
amplitude of its output signal can be used to evaluate the mismatch
variations. Figure 4.10 shows the histograms obtainedwith 100Monte
Carlo runs.
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Points = 100 
Mean = 32.8571 mV 
Std Dev = 9.10074 mV
(a) p-strips configuration
Points = 100 
Mean = 32.6223 mV 
Std Dev = 5.78364 mV
(b) n-strips configuration
Figure 4.10: Monte Carlo simulation (100 runs) of the amplitude of the PASTA
front-end amplifier response to an input charge Qin = 1 fC in presence of mis-
match variations.
The percentage errors for the p- and n-strips configurations are, re-
spectively:
 
µ
(p) = 24.7% (4.34)
 
µ
(p) = 17.7% (4.35)
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The effects of these variations in the amplitude of the signal fed to the
hysteresis comparator are discussed in the next paragraph.
2. Time over threshold
The time over threshold is one of the most important parameters to
observe in the PASTA front-end amplifier. The results of 100 Monte
Carlo runs are shown in figure 4.11
Points = 52 
Mean = 56.6585 ns 
Std Dev = 14.3154 ns
(a) p-strips configuration
Points = 53 
Mean = 37.9845 ns 
Std Dev = 10.5977 ns
(b) n-strips configuration
Figure 4.11: Monte Carlo simulation (100 runs) of the time over threshold of the
PASTA front-end amplifier response to an input charge Qin = 1 fC in presence
of mismatch variations.
The first thing to notice from the histograms is that even if 100 runs
102 Chapter 4. Simulations
have been performed, i.e. 100 signals have been fed to the discrimina-
tor, only about half of them produces ameasurement. This means that
the variations of the amplitude are such that in some cases the input
charge of 1 fC cannot be detected. Therefore, two different kinds of
digital to analog converters have been implemented to set the thresh-
old of the two hysteresis comparators of each channel (time and en-
ergy branches): two global and one digital DACs. The global config-
uration sets the values of VTH+ and VTH  (see 3.1.4), while the local
DACs allow a finer tuning (O (mV)).
3. Noise
The last figure of merit taken into account is the rms noise. In figure
4.12 the histograms for the two polarities are reported.
Points = 100 
Mean = 2.44655 mV 
Std Dev = 0.361459 mV
(a) p-strips configuration
Points = 100 
Mean = 2.86969 mV 
Std Dev = 0.338276 mV
(b) n-strips configuration
Figure 4.12: Monte Carlo simulation (100 runs) of the time over threshold of the
PASTA front-end amplifier response to an input charge Qin = 1 fC in presence
of mismatch variations.
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The corresponding equivalent noise charges are:
ENC(p) = 414± 119 electrons (4.36)
ENC(n) = 549± 117 electrons (4.37)
The errors have been obtained propagating the standard deviations
of the rms noise and the amplitude according to the following rela-
tionship:
 ENC =
s✓
@ENC
@Vrms
◆2
 2Vrms +
✓
@ENC
@Amp
◆2
 2Amp (4.38)
4.5 Temperature
Another important parameter whose variations may lead to unexpected be-
haviours is the temperature. The figure of merit chosen is, once again, the
linearity of the time over threshold in the nominal input charge range. The
performance with three different temperatures have been evaluated:
1. Temperature T = 0  C
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Figure 4.13: Time over threshold in the input charge range of 1 fC to 40 fC with
temperature T = 0  C.
 %,0  C(p) = 2.93% (4.39)
 %,0  C(n) = 2.79% (4.40)
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2. Temperature T = 50  C
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Figure 4.14: Time over threshold in the input charge range of 1 fC to 40 fC with
temperature T = 50  C.
 %,50  C(p) = 2.28% (4.41)
 %,50  C(n) = 2.83% (4.42)
3. Temperature T = 100  C
0 10 20 30 40
0
200
400
600
800
1000
1200
1400
Qin [fC]
T
im
e
ov
er
T
h
re
sh
ol
d
[ns]
p-type
n-type
Figure 4.15: Time over threshold in the input charge range of 1 fC to 40 fC with
temperature T = 100  C.
 %,0  C(p) = 3.57% (4.43)
 %,0  C(n) = 4.89% (4.44)
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Figure 4.16: Equivalent noise charge of the PASTA front-end amplifier response
to an input chargeQin = 1 fCwith input capacitance ranging from 1 pF to 30 pF.
Observing the percentage errors of each linear fit, it can be concluded
that even if the ASIC is supposed to work at room temperature (default
value for simulations is T = 27  C), eventual temperature variations would
not affect drastically its performance.
4.6 Noise
Together with the linearity of the time over threshold with respect to the in-
put charge, the most important analysis regards the equivalent noise charge
(ENC) in relation with the input capacitance. In fact, as introduced in sec-
tion 1.4, the micro strip sensors of the PANDAMicro Vertex Detector come
in different shape and size depending on where they are placed (barrels or
disks). Therefore, the input capacitance has been varied in a range 1–30 pF
(see figure 4.16).
The percentage errors for a linear fit are:
 %(p) = 2.36% (4.45)
 %(n) = 2.36% (4.46)
The plot shows that for both configurations, the electronic noise is lower
than 800 electrons for detectors with input capacitance up to 30 pF. Taking
into account that themaximummeasured capacitance for the strips is 17 pF,
the performance of PASTA are even more remarkable with an estimated
equivalent noise charge below 600 electrons for both p- and n-type strips.
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4.7 Comparator Jitter
As introduced in section 2.1.4, the noise of the front-end amplifier yields to
an uncertainty in the threshold crossing time called timing jitter. An esti-
mation of this parameter has been done using the following relationship:
 t =
vuut vn
@ vout
@ t
!2
LE
+
 
vn
@ vout
@ t
!2
TE
(4.47)
where vn is the rms noise and the subscripts LE and TE refers to the
leading and the trailing edges of the output signal of the front-end ampli-
fier, respectively. For the two available configurations, the results are:
 t(p) = 3.34 ns (4.48)
 t(n) = 2.93 ns (4.49)
The jitter can also be used to give an evaluation of the signal-to-noise
ratio:
SNRt(p) =
ToT (p)
 t(p)
⇡ 23 (4.50)
SNRt(n) =
ToT (n)
 t(n)
⇡ 18 (4.51)
It is interesting to notice that this result is different with respect to the
one obtained dividing the amplitude of the signal and the rms noise:
SNRv(p) =
Amp(p)
vn(p)
⇡ 15 (4.52)
SNRv(n) =
Amp(n)
vn(n)
⇡ 11 (4.53)
The most important remark is that despite the formula used, the SNR is
>10 for both input polarities which is a common threshold used to estimate
the performance of an amplifier.
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Conclusions
This thesis aims at describing the design of the PANDAStrip ASIC (PASTA),
the prototype developed to read out the micro strip sensors of the PANDA
Micro Vertex Detector (MVD). The research work presented have been per-
formed in the context of the PANDAexperiment, hence an overview on the
physics program and the experimental setup has been given in chapter 1
with particular focus on the MVD. Moreover, since the main subject of this
document is the design of an ASIC, chapter 2 provide basics electronics the-
ory to help the reader in the comprehension of the discussed topics.
The core of this thesis is the implementation of the front-end amplifier
of the PASTA chip, therefore it can be considered as part of the work pre-
sented in the PhD theses of Alberto Riccardi and André Zambanini [78,2]
describing the development of the analog time to digital converter and the
digital blocks of the ASIC, respectively.
During the very first stages of the design process, a time-based approach
was identified as the most suitable because it offered the advantage to ben-
efit from the remarkable performance of the Time of Flight for Positron
Electron Tomography (TOFPET) ASIC [63]. This chip was developed as a
readout solution for scintillating crystals for the EndoTOFPET-US project
jointly exploiting the technologies of Time of Flight (TOF) in a positron
emission tomography (PET) experimentwith ultrasound (US) endoscopy to
increase detection efficiency in medical examinations of cancerous patients
[79]. However, since TOFPET was designed to serve Silicon Photo Multi-
pliers (SiPMs), the development of a new architecture for the PANDAstrip
sensors readout chip became necessary.
A detailed description of the building blocks of the PASTA front-end ampli-
fier is provided in chapter 3. The most important design goals driving the
development of the implemented architecture are: the linearity of the sig-
nals duration with respect to the input charge and a low electronic noise.
Non-linear systems could also be considered since they are easier to design
from the electronics point of view, however the calibration of such systems
can be cumbersome and that is why it is preferable to achieve a linear rela-
tionship between the input and the output parameters. For what concerns
the electronic noise, the specifications of the detector demand a maximum
output noise in the order of orderof1000 electrons, therefore the results of
the simulations are promising since the expected performance foresee an
equivalent noise charge lower than 800 electrons even for high detector ca-
pacitances up to 30 pF.
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Figure 5.1: Photograph of a PASTA prototype.
The design of the chip was submitted in April 2015 and the first proto-
types were returned from the foundry at the beginning of October 2015
(figure 5.1). The development of a readout system is still ongoing, but the
first tests are being performed in these months. Two different setup are
available to characterize the ASIC: the first, and probably most reliable, has
been developed and thoroughly used to evaluate the performance for both
ToPix and TOFPET, while the second is a brand new project aiming at be-
ing a multi-purpose evaluation system reusable for a wide variety of differ-
ent front-ends [2]. The preliminary tests already performed suggests that a
beam test is the next step, but possible new features to improve the design
have already been identified.
The first goal of the second design phase is, of course, to further im-
prove the performance in terms of linearity and electronic noise. To achieve
a better linearity in the low charge region, an architecture foreseeing a dy-
namic If,ToT will be explored. As discussed in section 3.1.3.1, the constant
current discharging the feedback capacitance in the ToT stage is a crucial
parameter influencing the output linearity: a low current yields to higher
amplitudes of the signals fed to the discriminators at the cost of longer
times over threshold; on the other hand, higher values reduce the dead-
time of the chain worsening the signal-to-noise-ratio. Therefore, a dynamic
system providing a low current during the rising of the signals and higher
values during its falling would lead to faster signals with sharper trailing
edges (i.e. lower jitter) without affecting the performance of the amplifica-
tion stage in terms of amplitude gain. As regards the noise, the low power
consumption of the chip (lower than the limit imposed by the specifications
deriving from the cooling system design) allow to increase the current of
the input stage. In particular, this possibility will be tested directly on the
prototype thanks a dedicated pad designed to force an external source into
the additional biasing branch of the front-end charge sensitive amplifier.
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Moreover, to adapt the performance of the ASIC to the different phases of
the experiments in terms of radiation doses, the flexibility of two building
blocks of the front-end amplifier can be enhanced. First, the values of the
capacitances increasing the peaking time in the preamplifier stage can be
made adjustable to regulate this important value according to the degra-
dation of the sensors. The other block offering the possibility to customize
a crucial parameter is the hysteresis comparator, in fact the separation be-
tween the upper and the lower thresholds depends on the aspect ratio of
the cross-coupled transistors of the discriminator (see 3.1.4).
References
[1] http://www.fair-center.eu/.
[2] A. Zambanini, Development of a Free-Running Readout ASIC for the PANDAMicro Vertex Detector
and Investigation of the Performance to Reconstruct pp! ⌅+⌅ (1690), Ruhr-Universität Bochum,
Germany (2015).
[3] J. E. Augustin et al., Discovery of a Narrow Resonance in e+e  Annihilation, Phys. Rev. Lett 33
(1974).
[4] J. J Aubert et al., Experimental Observation of a Heavy Particle J, Phys. Rev. Lett. 33 (1974).
[5] N. Brambilla, S. Eidelman, B.K. Heltslet et al., Heavy quarkonium: progress, puzzles, and
opportunities, Eur. Phys. J (2011).
[6] K. A. Olive et al. (Particle Data Group), Review of Particle Physics, Chin. Phys. C (2014).
[7] S. Godfrey and S.L. Olsen, The Exotic XYZ Charmonium-Like Mesons, Annu. Rev. Nucl. Part. Sci.
(2008).
[8] The Belle Collaboration, Observation of a Narrow Charmoniumlike State in Exclusive
B± ! K±⇡+⇡ J/ Decays, Phys. Rev. Lett. 91 (2003).
[9] The BaBar Collaboration, Study of the B  ! J/ K ⇡+⇡  decay and measurement of the
B  ! X (3872)K  branching fraction, Physical Review D, 71 (2005).
[10] The CDF II Collaboration, Observation of the Narrow State X (3872) ! J/ ⇡+⇡  in pp Collisions atp
s = 1.96 TeV, Physical Review Letters, 93 (2004).
[11] The DØ Collaboration, Observation and Properties of the X (3872) Decaying to J/ ⇡+⇡  in pp
Collisions at
p
s = 1.96 TeV, Physical Review Letters, 93 (2004).
[12] M. Ablikim et al., Observation of a Charged Charmoniumlike Structure in e+e  ! ⇡+⇡ J/ atp
s = 4.26GeV, Phys. Rev. Lett. 110 (2013).
[13] Z. Q. Liu et al., Study of e+e  ! ⇡+⇡ J/ and Observation of a Charged Charmoniumlike State at
Belle, Phys. Rev. Lett. 110 (2013).
[14] A. B. Kaidalov and P.E. Volkovitsky., Binary reactions in pp collisions at intermediate energies, Z.
Phys. C 63 (1994).
[15] U. Mosel., Hadrons in Medium - Theory meets Experiment, arXiv:0801.4970 (2008).
[16] The PANDACollaboration, Physics Performance Report for PANDA: Strong Interaction Studies with
Antiprotons, arXiv:0903.3905 (2009).
[17] The PANDACollaboration, Technical Progress Report for: PANDA (AntiProton Annihilations at
Darmstadt) Strong Interaction Studies with Antiprotons, Technical Progress Report (2005).
[18] W. Weise, Hadrons with charmed quarks in the nuclear medium, International Workshop XXIX on
Gross Properties of Nuclei and Nuclear Excitations, Hirschegg (2009).
[19] T. A. Armstrong, D. Bettoni, V. Bharadwaj, et al., Proton electromagnetic form factors in the timelike
region from 8.9 to 13.0 GeV2, Phys. Rev. Lett. 70 (1993).
[20] M. Ambrogiani, S. Bagnasco, W. Baldini, et al.,Measurements of the magnetic form factor of the
proton in the timelike region at large momentum transfer, Physical Review D, 60 (1999).
[21] Xiangdong Ji., Generalized Parton Distributions, Annu. Rev. Nucl. Part. Sci. (2004).
– 3 –
[22] M. Diehl, Th. Feldmann, R. Jakob and P. Kroll., Linking parton distributions to form factors and
Compton scattering, Eur. Phys. J. C - Particles and Fields (1999).
[23] W. Greiner., On the extension of the periodic system into the sectors of strangeness and antimatter,
Int. Journal of Modern Physics E 5,1 (1995).
[24] P. Haensel, A. Y. Potekhin, and D. Yakovlev, Neutron Stars 1. Equation of state and structure,
Springer (2007).
[25] M. Danysz and J. Pniewski, Delayed disintegration of a heavy nuclear fragment: I, The London,
Edinburgh, and Dublin Philosophical Magazine and Journal of Science (1953).
[26] M. Danysz, K. Garbowska, J. Pniewski, et al., The identification of a double hyperfragment, Nuclear
Physics (1963).
[27] J. Pochodzalla., Future hypernuclear physics at MAMI-C and PANDA-GSI, Nucl. Phys. A (2005).
[28] J. Pochodzalla, A. Botvina and A. Sanchez Lorente., Studies of Hyperons and Antihyperons in Nuclei,
PoS BORMIO2010 (2010).
[29] H. Stockhorst, D. Prasuhn, R. Maier and B. Lorentz, Cooling Scenario for the HESR Complex, AIP
Conf. Proc. (2006).
[30] R. Maier, The High-Energy Storage Ring (HESR), Proceedings of 2011 Particle Accelerator
Conference (2011).
[31] B. Gålnander et al., Status of Electron Cooler Design for HESR, Proceedings of the European
Accelerator Conference EPAC2008 (2008).
[32] A. Lehrach et al., Beam Dynamics of the High-Energy Storage Ring (HESR) for FAIR, Int. J. Mod.
Phys. E (2009).
[33] PANDACollaboration, Technical Design Report for the PANDA Internal Targets: The Cluster-Jet
Target and Developments for the Pellet Target (2012).
[34] A. Täschner, E. Köhler, H.-W. Ortjohann and A. Khoukaz, High Density Cluster Jet Target for
Storage Ring Experiments, Nucl. Instr. Meth. (2011).
[35] Chr. Bargholtz et al., Properties of the WASA pellet target and a stored intermediate-energy beam,
Nucl. Instr. Meth. (2008).
[36] T. Quagli, Hardware Developments for the Strip Detector of the PANDAMVD,
Justus-Liebig-Universität Gießen, Germany (2015).
[37] PANDACollaboration, Technical Design Report for the: PANDAMicro Vertex Detector (2011).
[38] PANDACollaboration, Technical Design Report for the: PANDAStraw Tube Tracker (2011).
[39] B. Voss, GEM Detector Projects@GSI-DL, Talk at RD51 mini week, CERN (2009).
[40] M. Hoek et al., The PANDABarrel DIRC detector, Nucl. Inst. Meth. (2014).
[41] C. Schwarz, G. Ahmed, A. Britting, et al., Particle identification for the PANDAdetector, Nuclear
Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and
Associated Equipment (2011).
[42] A. Lehmann, R. Dzhygadlo, A. Gerhardt, et al., The DIRC Detectors at the PANDAExperiment,
Proceedings of the International Conference on Technology and Instru- mentation in Particle Physics
(2014).
[43] K. Goetzen, H. Orth, G. Schepers, et al., Proposal for a Scintillator Tile Hodoscope for PANDA, Tech.
Rep. (2011).
– 4 –
[44] S. E. Brunner et al., Time resolution below 100 ps for the SciTil detector of PANDA employing SiPM,
arXiv:1312.4153 (2013).
[45] PANDACollaboration, Technical Design Report for: PANDAElectromagnetic Calorimeter (EMC)
(2008).
[46] R. Novotny and for the PANDAcollaboration, The Electromagnetic Calorimetry of the
PANDADetector at FAIR, Jour. of Phys. (2012).
[47] H. Moeini et al., Design Studies of the PWO Forward End-cap Calorimeter for PANDA,
arXiv:1306.2819 (2013).
[48] E. Au ray, Status of the PWO crystal preproduction from Russia for CMS-ECAL, Nucl. Inst. Meth.
(2001).
[49] PANDACollaboration, Technical Design Report for the Solenoid and Dipole Spectrometer Magnets
(2009).
[50] PANDACollaboration, Technical Design Report for the: PANDAMuon System (2013).
[51] M. J. Galuska et al., Hough Transform Based Pattern Recognition for the PANDAForward Tracking
System, PoS, Bormio2013 (2013).
[52] S. Kononov, Plans for Forward RICH, Talk at the XLVIII. PANDACollaboration Meeting. GSI
(2014).
[53] S. Belostotski, Status of FTOF detectors, Talk at the XLVIII. PANDACollaboration Meeting. GSI
(2014).
[54] N. Akopov et al., The HERMES dual-radiator ring imaging Cerenkov detector, Nucl. Instr. Meth.
(2002).
[55] PANDACollaboration, Technical Design Report for the PANDAForward Spectrometer Calorimeter,
Tech. Rep. In preparation (2015).
[56] PANDACollaboration, Technical Design Report for the PANDALuminosity Detector, Tech. Rep. In
preparation (2015).
[57] L. Rossi, P. Fischer, T. Rohe and N. Wermes, Pixel Detectors - From Fundamentals to Applica- tions,
Springer-Verlag (2006).
[58] O. Adriani et al, The new double sided silicon microvertex detector for the L3 experiment, Nucl. Instr.
Meth. A (1994).
[59] G. Mazza et al., A CMOS 0.13 µm Silicon Pixel Detector Readout ASIC for the PANDA experiment,
JINST 7 C02015 (2012).
[60] P. Moreira, R. Ballabriga, S. Baron, et al., The GBT Project, Proceedings of Topical Workshop on
Electronics for Particle Physics (2009).
[61] W. R. Leo, Techniques for Nuclear and Particle Physics Experiments: A How-to Approach,
Springer-Verlag (1994).
[62] H.-G. Zaunick, Developments toward a Silicon Strip Tracker for the PANDAExperiment, PhD Thesis,
Rheinische Friedrich-Wilhelms-Universität Bonn, Germany (2012).
[63] M.D. Rolo et al., TOFPET ASIC for PET applications, Journal of Instrumentation (2013).
[64] A. Rivetti, CMOS Front-End Electronics for Radiation Sensors, Taylor & Francis Group, LLC (2015).
[65] A. Goerres et al., A free running time-based readout method for particle detectors, Journal of
Instrumentation (2014).
– 5 –
[66] R. Schnell et al., The readout chain for the PANDAMVD strip detector, Journal of Instrumentation
(2015).
[67] I. Kipnis et al., A time-over-threshold machine: the readout integrated circuit for the BABAR Silicon
Vertex Tracker, IEEE Trans. Nucl. Sci. (1997).
[68] Ivan Peric et al., The FEI3 readout chip for the ATLAS pixel detector, Nucl. Instr. Meth. (2006).
[69] T. Kugathasan, G. Mazza, A. Rivetti, and L. Toscano, A 15 µW, 12-bit dynamic range charge
measuring front-end in 0.13 µm CMOS, Nucl. Instr. Meth. (2006).
[70] K. Kasinski, R. Szczygiel, and P. Grybos, TOT01, a time-over-threshold based readout chip in 180 nm
CMOS technology for silicon strip detectors, Journal of Instrumentation (2011).
[71] Hu Rongbin, Wang Yuxin, and Lu Wu, The total dose e ects on the 1/ f noise of deep submicron
CMOS transistors, Journal of Semiconductors (2014).
[72] G. Mazza et al., A CMOS 0.13 µm silicon pixel detector readout ASIC for the PANDA experiment,
Journal of Instrumentation (2015).
[73] P.S. Allen and D.R. Holberg, CMOS analog circuit design, HRW Press, New York U.S.A. (1987).
[74] K. Bult and A. Buchwald, An embedded 240mW 10-b 50MS/s CMOS ADC in 1mm2, IEEE J.
Solid-state Circ. (1997).
[75] P. Grybos et al., RX64DTHâ  a fully integrated 64-channel ASIC for a digital X-ray imaging system
with energy window selection, IEEE Trans. Nucl. Sci. (2005).
[76] J. Kaplon and M. Noy, Front-end electronics for SLHC semiconductor trackers in CMOS 90 nm and
130 nm processes, IEEE Trans. Nucl. Sci. (2012).
[77] R. Hamming, Error detecting and error correcting codes, Bell Syst. Techn. J. (1950).
[78] A. Riccardi, Low power integrated system for a simultaneous time and energy measurement in the
PANDAmicro-strip detector, Submitted PhD Thesis, Justus-Liebig-Universität Gießen, Germany
(2017).
– 6 –

Contents 1
Erklärung der Urheberschaft
Ich erkläre: Ich habe die vorgelegte Dissertation selbständig und ohne uner-
laubte fremde Hilfe und nur mit den Hilfen angefertigt, die ich in der Dis-
sertation angegeben habe. Alle Textstellen, die wörtlich oder sinngemäß
aus veröffentlichten Schriften entnommen sind, und alle Angaben, die auf
mündlichen Auskünften beruhen, sind als solche kenntlich gemacht. Bei
den vonmir durchgeführten und in der Dissertation erwähntenUntersuchun-
gen habe ich die Grundsätze guter wissenschaftlicher Praxis, wie sie in
der "Satzung der Justus-Liebig-Universität Gießen zur Sicherung guter wis-
senschaftlicher Praxis" niedergelegt sind, eingehalten.
Gießen, Januar 2017
Valentino Di Pietro

